共 10 条
[4]
KOBAYASHI T, 1994, CUST INT CIRC C MAY, P271
[5]
Novel bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced isolation (SITOS) and gate to shallow-well contact (SSS-C) processes for ultra low power dual gate CMOS
[J].
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996,
1996,
:459-462
[7]
LEE PW, 2000, POSITIVE NEGATIVE HI
[8]
SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
[9]
Soeleman H., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P94, DOI 10.1109/LPE.1999.799418
[10]
SOELEMAN H, 2000, 10 GREAT LAK S VLSI, P107