Robust subthreshold logic for ultra-low power operation

被引:164
作者
Soeleman, H [1 ]
Roy, K [1 ]
Paul, BC [1 ]
机构
[1] Purdue Univ, W Lafayette, IN 47907 USA
基金
美国国家科学基金会;
关键词
subthreshold dynamic threshold voltage MOS; (Sub-DTMOS); subthreshold logic; variable threshold voltage subthreshold CMOS (VT-Sub-CMOS);
D O I
10.1109/92.920822
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Digital subthreshold logic circuits can be used for applications in the ultra-low power end of the design spectrum, where performance is of secondary importance, In this paper, we propose two different subthreshold logic families: 1) variable threshold voltage subthreshold CMOS (VT-Sub-CMOS) and 2) subthreshold dynamic threshold voltage MOS (Sub-DTMOS) logic, Both logic families have comparable power consumption as regular subthreshold CMOS logic (which is up to six orders of magnitude lower than that of normal strong inversion circuit) with superior robustness and tolerance to process and temperature variations than that of regular subthreshold CMOS logic.
引用
收藏
页码:90 / 99
页数:10
相关论文
共 10 条
[1]   Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI [J].
Assaderaghi, F ;
Sinitsky, D ;
Parke, SA ;
Bokor, J ;
Ko, PK ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (03) :414-422
[2]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[3]   A multi-level approach to low-power IC design [J].
Frenkil, J .
IEEE SPECTRUM, 1998, 35 (02) :54-60
[4]  
KOBAYASHI T, 1994, CUST INT CIRC C MAY, P271
[5]   Novel bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced isolation (SITOS) and gate to shallow-well contact (SSS-C) processes for ultra low power dual gate CMOS [J].
Kotaki, H ;
Kakimoto, S ;
Nakano, M ;
Matsuoka, T ;
Adachi, K ;
Sugimoto, K ;
Fukushima, T ;
Sato, Y .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :459-462
[6]   A 0.9-V, 150-MHz, 10-mW, 4 mm(2), 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme [J].
Kuroda, T ;
Fujita, T ;
Mita, S ;
Nagamatsu, T ;
Yoshioka, S ;
Suzuki, K ;
Sano, F ;
Norishima, M ;
Murota, M ;
Kako, M ;
Kinugawa, M ;
Kakumu, M ;
Sakurai, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) :1770-1779
[7]  
LEE PW, 2000, POSITIVE NEGATIVE HI
[8]  
SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
[9]  
Soeleman H., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P94, DOI 10.1109/LPE.1999.799418
[10]  
SOELEMAN H, 2000, 10 GREAT LAK S VLSI, P107