Multi-threaded design and implementation of parallel pipelined STAP on parallel computers with SMP nodes

This paper presents performance results for the multithreaded design and implementation of a parallel pipelined Space-Time Adaptive Processing (STAP) algorithm on parallel computers with Symmetrical Multiple Processor (SMP) nodes. In particular, the paper describes our approach to parallelization and multi-threaded implementation oil an Intel Paragon MP system. Our goal is to determine how much more performance call be enhanced using small SMPs on each node of a large parallel computer for such an application. The paper also discusses the process of developing software for such an application on parallel computers rc hen latency and throughput are both considered together and presents their tradeoffs. The results show that riot only scalable performance was achieved for individual component tasks of STAP but linear speedups were obtained for the integrated task performance, both for latency as well as throughput.