Utilization-Based Resource Partitioning for Power-Performance Efficiency in SMT Processors

被引:8
|
作者
Wang, Huaping [1 ]
Koren, Israel [1 ]
Krishna, C. Mani [1 ]
机构
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
基金
美国国家科学基金会;
关键词
Simultaneous multithreading; resource partitioning; power-performance efficiency;
D O I
10.1109/TPDS.2010.199
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Simultaneous multithreading (SMT) increases processor throughput by allowing parallel execution of several threads. However, fully sharing processor resources may cause resource monopolization by a single thread or other misallocations, resulting in overall performance degradation. Static resource partitioning techniques have been suggested, but are not as effective as dynamic ones since program behavior does change over the course of its execution. In this paper, we propose an Adaptive Resource Partitioning Algorithm (ARPA) that dynamically assigns resources to threads according to changes in thread behavior. ARPA analyzes the resource usage efficiency of each thread in a given time period and assigns more resources to threads which can use them more efficiently. Its purpose is to improve the efficiency of resource utilization, thereby improving overall instruction throughput. Our simulation results on a set of 42 multiprogramming workloads show that ARPA outperforms the traditional fetch policy ICOUNT by 55.8 percent with regard to overall instruction throughput and achieves a 33.8 percent improvement over Static Partitioning. It also outperforms the current best dynamic resource allocation technique, Hill-climbing, by 5.7 percent. Considering fairness accorded to each thread, ARPA attains 43.6, 18.5, and 9.2 percent improvements over ICOUNT, Static Partitioning, and Hill-climbing, respectively, using a common fairness metric. We also explore the energy efficiency of dynamically controlling the number of powered-on reorder buffer entries for ARPA. Compared with ARPA, our energy-aware resource partitioning algorithm achieves 10.6 percent energy savings, while the performance loss is negligible.
引用
收藏
页码:1150 / 1163
页数:14
相关论文
共 5 条
  • [1] An Adaptive Resource Partitioning Algorithm for SMT Processors
    Wang, Huaping
    Koren, Israel
    Krishna, C. Mani
    PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 230 - 239
  • [2] A resource utilization based instruction fetch policy for SMT processors
    Weng, Lichen
    Liu, Chen
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (01) : 1 - 10
  • [3] Watt matters most? Design space exploration of high-performance microprocessors for power-performance efficiency
    Trancoso, Pedro
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2007, 16 (03) : 357 - 378
  • [4] Enhancing cloud performance using task scheduling strategy based on resource ranking and resource partitioning
    Yakubu I.Z.
    Aliyu M.
    Musa Z.A.
    Matinja Z.I.
    Adamu I.M.
    International Journal of Information Technology, 2021, 13 (2) : 759 - 766
  • [5] Performance evaluation of a relay-based 4G network deployment with combined SDMA/OFDMA and resource partitioning
    Pabst, Ralf
    Schultz, Daniel C.
    Walke, Bernhard H.
    2008 IEEE 67TH VEHICULAR TECHNOLOGY CONFERENCE-SPRING, VOLS 1-7, 2008, : 2001 - 2005