A simple unit cell structure for an efficient sketch of series-connected multilevel inverters

被引:21
作者
Choupan, Reza [1 ]
Nazarpour, Daryoush [1 ]
Golshannavaz, Sajjad [1 ]
机构
[1] Urmia Univ, Elect Engn Dept, Orumiyeh, Iran
关键词
unit cell structure; cascaded multilevel inverter; H-bridge circuit; symmetric and asymmetric extensions; CONVERTER TOPOLOGY; VOLTAGE SOURCES; DC SOURCES; DRIVE;
D O I
10.1002/cta.2321
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper develops a simple design of unit cells to be taken in use in series-connected multilevel inverters. The proposed structure not only reduces the part counts efficiently but also increases the number of generated levels in the output voltage. By aggregating the cascaded series-connected units as the basic module, the proposed structure follows one H-bridge circuit. The basic module acts as the initial stage in direct current/alternative current conversion within which all the positive and zero levels are produced. Afterwards, the H-bridge circuit affords the production of symmetric sine-wave by realizing negative levels. To assure the expected operational objectives, we developed three different algorithms to determine the magnitude of input direct current voltage sources. Moreover, to further investigate the proposed structure, different switching algorithms such the fundamental switching frequency and pulse width modulation level shifting approaches are implemented and compared with each other. Extensive numerical and experimental studies are conducted to yield in a suitable evaluation platform. The obtained results demonstrate a superior performance of the proposed structure rather than the conventional topologies. Copyright (C) 2017 John Wiley & Sons, Ltd.
引用
收藏
页码:1397 / 1417
页数:21
相关论文
共 26 条
[1]   A Medium-Voltage Inverter-Fed IM Drive Using Multilevel 12-Sided Polygonal Vectors, With Nearly Constant Switching Frequency Current Hysteresis Controller [J].
Azeez, Najath Abdul ;
Dey, Anubrata ;
Mathew, K. ;
Mathew, Jaison ;
Gopakumar, K. ;
Kazmierkowski, Marian P. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (04) :1700-1709
[2]   A Cascade Multilevel Converter Topology With Reduced Number of Switches [J].
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) :2657-2664
[3]  
Baker R. H., 1980, US Patent, Patent No. [04-203-151, 04203151]
[4]   A Nine-Level Grid-Connected Converter Topology for Single-Phase Transformerless PV Systems [J].
Buticchi, Giampaolo ;
Barater, Davide ;
Lorenzani, Emilio ;
Concari, Carlo ;
Franceschini, Giovanni .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (08) :3951-3960
[5]   Fundamental Switching Frequency Optimal Pulsewidth Modulation of Medium-Voltage Cascaded Seven-Level Inverter [J].
Edpuganti, Amarendra ;
Rathore, Akshay Kumar .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2015, 51 (04) :3485-3492
[6]   Minimisation of total harmonic distortion in a cascaded multilevel inverter by regulating voltages of DC sources [J].
Farokhnia, N. ;
Fathi, S. H. ;
Yousefpoor, N. ;
Bakhshizadeh, M. K. .
IET POWER ELECTRONICS, 2012, 5 (01) :106-114
[7]   A multilevel Voltage Source Inverter (VSI) to maximize the number of levels in output waveform [J].
Gupta, Krishna Kumar ;
Jain, Shailendra .
INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2013, 44 (01) :25-36
[8]  
Haiwen Liu, 2008, IECON 2008 - 34th Annual Conference of IEEE Industrial Electronics Society, P3233, DOI 10.1109/IECON.2008.4758478
[9]   A Single-Phase Multilevel Inverter Using Switched Series/Parallel DC Voltage Sources [J].
Hinago, Youhei ;
Koizumi, Hirotaka .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2643-2650
[10]   Hysteresis current control with distributed shoot-through states for impedance source inverters [J].
Husev, Oleksandr ;
Chub, Andrii ;
Romero-Cadaval, Enrique ;
Roncero-Clemente, Carlos ;
Vinnikov, Dmitri .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (04) :783-797