Rule-based scheduling in wafer fabrication with due date-based objectives

被引:23
作者
Chiang, Tsung-Che [3 ]
Fu, Li-Chen [1 ,2 ]
机构
[1] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan
关键词
Semiconductor manufacturing; Wafer fabrication; Scheduling; Dispatching rules; On-time delivery; Tardiness; DISPATCHING RULES; JOB-SHOP; MACHINE-DEDICATION; PARALLEL MACHINES; SEMICONDUCTOR; SIMULATION; ALGORITHM; TIME; HEURISTICS; POLICIES;
D O I
10.1016/j.cor.2012.02.014
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Wafer fabrication is a capital-intensive and highly complex manufacturing process. In the wafer fabrication facility (fab), wafers are grouped as a lot to go through repeated sequences of operations to build circuitry. Lot scheduling is an important task for manufacturers to improve production efficiency and meet customers' requirements of on-time delivery. In this research we propose a dispatching rule for lot scheduling in wafer fabs, focusing on three due date-based objectives: on-time delivery rate, mean tardiness, and maximum tardiness. Although many dispatching rules have been proposed in the literature, they usually perform well in some objectives and bad in others. Our rule implements good principles in existing rules by means of (1) an urgency function for a single lot, (2) a priority index function considering total urgency of multiple waiting lots, (3) a due date extension procedure for dealing with tardy lots, and (4) a lot filtering procedure for selecting urgent lots. Simulation experiments are conducted using nine data sets of fabs. Six scenarios formed by two levels of load and three levels of due date tightness are tested for each fab. Performance verification of the proposed rule is achieved by comparing with nine benchmark rules. The experimental results show that the proposed rule outperforms the benchmark rules in terms of all concerned objective functions. (c) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:2820 / 2835
页数:16
相关论文
共 64 条
[1]   THE SHIFTING BOTTLENECK PROCEDURE FOR JOB SHOP SCHEDULING [J].
ADAMS, J ;
BALAS, E ;
ZAWACK, D .
MANAGEMENT SCIENCE, 1988, 34 (03) :391-401
[2]  
[Anonymous], 2006, Simulation modeling and analysis
[3]   A simulation study of new multi-objective composite dispatching rules, CONWIP, and push lot release in semiconductor fabrication [J].
Bahaji, N. ;
Kuhl, M. E. .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2008, 46 (14) :3801-3824
[4]  
Benjaafar S, 1997, IIE TRANS, V29, P159, DOI 10.1023/A:1018558826247
[5]   A STATE-OF-THE-ART SURVEY OF DISPATCHING RULES FOR MANUFACTURING JOB SHOP OPERATIONS [J].
BLACKSTONE, JH ;
PHILLIPS, DT ;
HOGG, GL .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1982, 20 (01) :27-45
[6]  
Campbell E.AmmenheuserJ, INT SEMATECH 2000
[7]   Dynamic state-dependent dispatching for wafer fabrication [J].
Chen, JC ;
Chen, CW ;
Tai, CY ;
Tyan, JC .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2004, 42 (21) :4547-4562
[8]   The impact of release times, lot size, and scheduling policy in an A&T facility [J].
Chen, Qian ;
Xi, Lifeng ;
Wang, Yanfeng .
INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2006, 29 (05) :577-583
[10]   Family-based scheduling rules of a sequence-dependent wafer fabrication system [J].
Chern, CC ;
Liu, YL .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2003, 16 (01) :15-25