An on-chip, attofarad interconnect charge-based capacitance measurement (CBCM) technique

被引：64
作者：
Chen, JC
McGaughy, BW
Sylvester, D
Hu, CM
机构：
来源：
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996 | 1996年
关键词：
D O I：
10.1109/IEDM.1996.553124
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a sensitive and simple technique for parasitic interconnect capacitance measurement with 0.01fF or 10 aF sensitivity is presented. This on-chip technique is based upon an efficient test structure design. No reference capacitor is needed. The measurement itself is also simple; only a DC current meter is required. We have applied this technique to extract various interconnect geometry capacitances, including the capacitance of a single Metal 2 over Metal 1 crossing, for an industrial double metal process.
引用
收藏
页码：69 / 72
页数：4
相关论文
共 50 条
[21]   In-line monitoring test structure for Charge-Based Capacitance Measurement (CBCM) with a start-stop self-pulsing circuit [J].
Sawada, Ken ;
Van der Plas, Geert ;
Mori, Shigetaka ;
Vladimir, Cherman ;
Mercha, Abdelkarim ;
Diederik, Verkest ;
Fukuzaki, Yuzo ;
Ammo, Hiroaki .
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS 2015), 2015, :145-149
[22]   A simple method for on-chip sub-femto farad interconnect capacitance measurement [J].
McGaughy, BW ;
Chen, JC ;
Sylvester, D ;
Hu, CM .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (01) :21-23
[23]   Gate Capacitance Measurement Using a Self-Differential Charge-Based Capacitance Measurement Method [J].
Zhang, Peiyong ;
Wan, Qing ;
Feng, Chenhui ;
Wang, Huiyan .
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (12) :1271-1273
[24]   Effective Channel Length Estimation Using Charge-Based Capacitance Measurement [J].
Tsuji, Katsuhiro ;
Terada, Kazuo .
2013 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2013, :59-63
[25]   An Automatic Offset Calibration Method for Differential Charge-Based Capacitance Measurement [J].
Ferlito, Umberto ;
Grasso, Alfio Dario ;
Vaiana, Michele ;
Bruno, Giuseppe .
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2021, 11 (02)
[26]   Combining a novel charge-based capacitance measurement (CBCM) technique and split C-V method to specifically characterize the STI stress effect along the width direction of MOSFET devices [J].
Chang, Yao-Wen ;
Chang, Hsin-Wen ;
Lu, Tao-Cheng ;
King, Ya-Chin ;
Chen, Kuang-Chao ;
Lu, Chih-Yuan .
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (06) :641-644
[27]   Study on Threshold Voltage Variation Evaluated by Charge-Based Capacitance Measurement [J].
Tsuji, Katsuhiro ;
Terada, Kazuo ;
Takeda, Ryo ;
Fujisaka, Hisato .
IEICE TRANSACTIONS ON ELECTRONICS, 2016, E99C (04) :466-473
[28]   Second-order polynomial expressions for on-chip interconnect capacitance [J].
Kurokawa, A ;
Hashimoto, M ;
Kasebe, A ;
Huang, ZC ;
Yang, Y ;
Inoue, Y ;
Inagaki, R ;
Masuda, H .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) :3453-3462
[29]   Development of Test Structure for Variability Evaluation using Charge-Based Capacitance Measurement [J].
Tsuji, Katsuhiro ;
Terada, Kazuo ;
Kikuchi, Ryota .
IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (11) :1117-1123
[30]   Characterization of Capacitance Mismatch Using Simple Difference Charge-Based Capacitance Measurement (DCBCM) Test Structure [J].
Sawada, Ken ;
Van der Plas, Geert ;
Miyamori, Yuichi ;
Oishi, Tetsuya ;
Vladimir, Cherman ;
Mercha, Abdelkarim ;
Diederik, Verkest ;
Ammo, Hiroaki .
2013 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2013, :49-52
12345