Hard Real-time Scheduling for Parallel Run-time Systems

被引:2
|
作者
Dinda, Peter [1 ]
Wang, Xiaoyang [1 ]
Wang, Jinghang [1 ]
Beauchene, Chris [1 ]
Hetland, Conor [1 ]
机构
[1] Northwestern Univ, Evanston, IL 60208 USA
来源
HPDC '18: PROCEEDINGS OF THE 27TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING | 2018年
基金
美国能源部; 美国国家科学基金会;
关键词
hard real-time systems; parallel computing; HPC; IMPLEMENTATION;
D O I
10.1145/3208040.3208052
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High performance parallel computing demands careful synchronization, timing, performance isolation and control, as well as the avoidance of OS and other types of noise. The employment of soft real-time systems toward these ends has already shown considerable promise, particularly for distributed memory machines. As processor core counts grow rapidly, a natural question is whether similar promise extends to the node. To address this question, we present the design, implementation, and performance evaluation of a hard real-time scheduler specifically for high performance parallel computing on shared memory nodes built on x64 processors, such as the Xeon Phi. Our scheduler is embedded in a kernel framework that is already specialized for high performance parallel run-times and applications, and that meets the basic requirements needed for a real-time OS (RTOS). The scheduler adds hard real-time threads both in their classic, individual form, and in a group form in which a group of parallel threads execute in near lock-step using only scalable, per-hardware-thread scheduling. On a current generation Intel Xeon Phi, the scheduler is able to handle timing constraints down to resolution of similar to 13,000 cycles (similar to 10 mu s), with synchronization to within similar to 4,000 cycles (similar to 3 mu s) among 255 parallel threads. The scheduler isolates a parallel group and is able to provide resource throttling with commensurate application performance. We also show that in some cases such fine-grain control over time allows us to eliminate barrier synchronization, leading to performance gains, particularly for fine-grain BSP workloads.
引用
收藏
页码:14 / 26
页数:13
相关论文
共 50 条
  • [21] Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs
    Chantem, Thidapat
    Hu, X. Sharon
    Dick, Robert P.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (10) : 1884 - 1897
  • [22] Towards Hard Real-Time Erlang
    Nicosia, Vincenzo
    ERLANG'07: PROCEEDINGS OF THE 2007 SIGPLAN ERLANG WORKSHOP, 2007, : 29 - 36
  • [23] The hector distributed run-time environment
    Russ, SH
    Robinson, J
    Flachs, BK
    Heckel, B
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1998, 9 (11) : 1102 - 1114
  • [24] Integrated concurrency control protocol for hard real-time database systems
    Lam, KW
    Hung, SL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (04): : 214 - 218
  • [25] Hard real-time communication solution for mechatronic systems Andrzej Przybyl
    Przybyl, Andrzej
    ROBOTICS AND COMPUTER-INTEGRATED MANUFACTURING, 2018, 49 : 309 - 316
  • [26] Reliability analysis of hard real-time systems in the presence of controller malfunctions
    Elks, CR
    Dugan, JB
    Johnson, BW
    ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM - 2000 PROCEEDINGS, 2000, : 58 - 64
  • [27] Data-mining synthesised schedulers for hard real-time systems
    Kloukinas, C
    19TH INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, 2004, : 14 - 23
  • [28] A Fault-Tolerant Ethernet for Hard Real-Time Adaptive Systems
    Gessner, David
    Proenza, Julian
    Barranco, Manuel
    Ballesteros, Alberto
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2019, 15 (05) : 2980 - 2991
  • [29] Real-Time Scheduling in Heterogeneous Systems Considering Cache Reload Time Using Genetic Algorithms
    Miryani, Mohammad Reza
    Naghibzadeh, Mahmoud
    ANALYSIS, ARCHITECTURES AND MODELLING OF EMBEDDED SYSTEMS, 2009, 310 : 115 - 126
  • [30] A Time Petri Net-based Approach for Hard Real-Time Systems Scheduling Considering Dynamic Voltage Scaling, Overheads, Precedence and Exclusion Relations
    Tavares, Eduardo
    Maciel, Paulo
    Silva, Bruno
    Oliveira, Meuse, Jr.
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 312 - 317