Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

被引：0
|
作者：
Lyonnard, D [1 ]
Yoo, S [1 ]
Baghdadi, A [1 ]
Jerraya, AA [1 ]
机构：
[1] TIMA Lab, SLS Grp, F-38031 Grenoble, France
来源：
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001 | 2001年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We present a design flow for the generation of application-specific multiprocessor architectures. In the flow, architectural parameters are first extracted from. a high-level system specification. Parameters are used to instantiate architectural components, such as processors, memory modules and communication networks. The flow includes the automatic generation of communication coprocessor that adapts the processor to the communication network in an application-specific way. Experiments with two system examples show the effectiveness of the presented design flow.
引用
收藏
页码：518 / 523
页数：6
相关论文
共 50 条
  • [41] Abstract RTOS modelling for multiprocessor system-on-chip
    Madsen, J
    Virk, K
    Gonzales, M
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 147 - 150
  • [42] A Predictive Thermal Model for Multiprocessor System-on-Chip
    Lei, Zhou
    Lin, Wei
    Ning, Wu
    Bin, Li
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, : 27 - 32
  • [43] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
    Hu Yue-li
    Ding Qian
    2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
  • [44] Automatic buffer sizing for rate-constrained KPN applications on multiprocessor system-on-chip
    Cheung, Eric
    Hsieh, Harry
    Balarin, Felice
    2007 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2007, : 37 - 44
  • [45] Heterogeneous Chip Multiprocessor Architectures for Big Data Applications
    Homayoun, Houman
    PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), 2016, : 400 - 405
  • [46] Floorplanning and Topology Generation for Application-Specific Network-on-Chip
    Yu, Bei
    Dong, Sheqin
    Chen, Song
    Goto, Satoshi
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 527 - +
  • [47] An application-specific design methodology for on-chip crossbar generation
    Murali, Srinivasan
    Benini, Luca
    De Micheli, Giovanni
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (07) : 1283 - 1296
  • [48] Traffic-Aware Application Mapping for Network-on-Chip based Multiprocessor System-on-Chip
    Yang, Lei
    Liu, Weichen
    Jiang, Weiwen
    Zhang, Wei
    Li, Mengquan
    Yi, Juan
    Liu, Duo
    Sha, Edwin H. -M.
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 571 - 576
  • [49] POSEIDON: A Framework for Application-Specific Network-on-Chip Synthesis for Heterogeneous Chip Multiprocessors
    Kwon, Soohyun
    Pasricha, Sudeep
    Cho, Jeonghun
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 182 - 188
  • [50] Developing Application-Specific Multiprocessor Platforms on FPGAs
    Ma, Sen
    Huang, Miaoqing
    Andrews, David
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
12345