Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

被引：0
|
作者：
Lyonnard, D [1 ]
Yoo, S [1 ]
Baghdadi, A [1 ]
Jerraya, AA [1 ]
机构：
[1] TIMA Lab, SLS Grp, F-38031 Grenoble, France
来源：
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001 | 2001年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We present a design flow for the generation of application-specific multiprocessor architectures. In the flow, architectural parameters are first extracted from. a high-level system specification. Parameters are used to instantiate architectural components, such as processors, memory modules and communication networks. The flow includes the automatic generation of communication coprocessor that adapts the processor to the communication network in an application-specific way. Experiments with two system examples show the effectiveness of the presented design flow.
引用
收藏
页码：518 / 523
页数：6
相关论文
共 50 条
  • [31] Automatic network generation for system-on-chip communication design
    Shin, D
    Gerstlauer, A
    Dömer, R
    Gajski, DD
    2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 255 - 260
  • [32] Archborn: An Open Source Tool for Automated Generation of Chip Heterogeneous Multiprocessor Architectures
    Ma, Sen
    Ding, Hongyuan
    Huang, Miaoqing
    Andrews, David
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [33] A Distributed Functional Verification Environment for the Design of System-on-Chip in Heterogeneous Architectures
    Silva, Thiago W. B.
    Morais, Daniel C.
    Andrade, Halamo G. R.
    Nunes, Felipe C. A.
    Kurt Melcher, Elmar Uwe
    Nogueira Lima, Antonio Marcus
    Brito, Alisson, V
    2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
  • [34] An AXI Data Shaper for Heterogeneous FPGA System-on-Chip (SoC) Architectures
    Yitim, Efe Berkay
    Schmidt, Ece Guran
    2022 30TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU, 2022,
  • [35] An Application-Specific Network-on-Chip for Control Architectures in RF Transceivers
    Brandstaetter, Siegfried
    Huemer, Mario
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 68 - 75
  • [36] Automated techniques for synthesis of application-specific network-on-chip architectures
    Chatha, Karam S.
    Srinivasan, Krishnan
    Konjevod, Goran
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1425 - 1438
  • [37] Automatic Generation of Application-Specific FPGA Overlays with RapidWright
    Mbongue, Joel Mandebi
    Kwadjo, Danielle Tchuinkou
    Bobda, Christophe
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 303 - 306
  • [38] Automatic generation of validation stimuli for application-specific processors
    Goloubeva, O
    Reorda, MS
    Violante, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 188 - 193
  • [39] A hierarchical simulation framework for application development on System-on-Chip architectures
    Mathur, V
    Prasanna, VK
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 428 - 434
  • [40] Multilevel communication modeling for Multiprocessor System-on-Chip
    Popovici, Katalin
    Jerraya, Ahmed Amine
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 136 - +
12345