Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

被引：0
|
作者：
Lyonnard, D [1 ]
Yoo, S [1 ]
Baghdadi, A [1 ]
Jerraya, AA [1 ]
机构：
[1] TIMA Lab, SLS Grp, F-38031 Grenoble, France
来源：
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001 | 2001年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We present a design flow for the generation of application-specific multiprocessor architectures. In the flow, architectural parameters are first extracted from. a high-level system specification. Parameters are used to instantiate architectural components, such as processors, memory modules and communication networks. The flow includes the automatic generation of communication coprocessor that adapts the processor to the communication network in an application-specific way. Experiments with two system examples show the effectiveness of the presented design flow.
引用
收藏
页码：518 / 523
页数：6
相关论文
共 50 条
  • [1] An optimal memory allocation for application-specific multiprocessor system-on-chip
    Meftali, S
    Gharsalli, F
    Rousseau, F
    Jerraya, AA
    ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 19 - 24
  • [2] Colif:: a multilevel design representation for application-specific multiprocessor system-on-chip design
    Cesário, WO
    Nicolescu, G
    Gauthier, L
    Lyonnard, D
    Jerraya, AA
    12TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 110 - 115
  • [3] Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip
    Zergainoh, Nacer-Eddine
    Baghdadi, Amer
    Jerraya, Ahmed
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2005, 1 (1-2) : 112 - 124
  • [4] Automatic Generation of Diagrams for System-on-Chip Architectures
    Oh, Younbo
    Kim, Kyosun
    Lee, Eunchoul
    Kim, Myung-Gun
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 322 - +
  • [5] Hardening Architectures for Multiprocessor System-on-Chip
    Aviles, Pablo M.
    Garcia-Astudillo, Luis A.
    Entrena, Luis
    Garcia-Valderas, Mario
    Martin-Holgado, Pedro
    Morilla, Yolanda
    Lindoso, Almudena
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (08) : 1887 - 1895
  • [6] Synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors
    Sun, F
    Ravi, S
    Raghunathan, A
    Jha, NK
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 551 - 556
  • [7] Multiprocessor architectures for embedded system-on-chip applications
    Ravikumar, CP
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 512 - 519
  • [8] Application-specific multiprocessor Systems-on-Chip
    Jerraya, AA
    Baghdadi, A
    Cesário, W
    Gauthier, L
    Lyonnard, D
    Nicolescu, G
    Paviot, Y
    Yoo, S
    MICROELECTRONICS JOURNAL, 2002, 33 (11) : 891 - 898
  • [9] Soft Error-Aware Voltage Scaling Technique for Power Minimization in Application-Specific Multiprocessor System-on-Chip
    Shafik, Rishad Ahmed
    Al-Hashimi, Bashir M.
    Kundu, Sandip
    Ejlali, Alireza
    JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (02) : 145 - 156
  • [10] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
12345