Integrated Hierarchical Synthesis of Analog/RF Circuits with Accurate Performance Mapping

被引:0
|
作者
Meng, Kuo-Hsuan [1 ]
Pan, Po-Cheng [1 ]
Chen, Hung-Ming [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engr, Urbana, IL 61801 USA
来源
2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED) | 2011年
关键词
OPTIMIZATION; DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work presents a synthesis framework for nanometer analog, mixed-signal, and radio-frequency circuit design. Our approach has both the advantages of accuracy and efficiency, accomplished by integrating both circuit simulator and analytic formulation. Through performance space exploration, this work facilitates optimal specification setting and trade-off aspect identification from nanometer technology nodes. The hierarchical global-to-local search process consists of device characterization, mapping from geometry-biasing parameters through circuit-level parameters to performance metrics, and reverse identification of optimal design varaibles with fine-tuning. The nature of hierarchy enables the capability of synthesizing large-scaled design with guarantee of accurate and fast convergence to the global optimum. Also this framework can be utilized to identify the constraints that are critically strict to the overall performance, such that the circuit can be designed to operate close to its limit. A radio-frequency distributed amplifier is synthesized as the demonstration showing that the proposed framework is effective and efficient.
引用
收藏
页码:777 / 784
页数:8
相关论文
共 50 条
  • [41] Low-Power Analog Integrated Circuits for Wireless ECG Acquisition Systems
    Tsai, Tsung-Heng
    Hong, Jia-Hua
    Wang, Liang-Hung
    Lee, Shuenn-Yuh
    IEEE TRANSACTIONS ON INFORMATION TECHNOLOGY IN BIOMEDICINE, 2012, 16 (05): : 907 - 917
  • [42] Impact of channel doping and spacer architecture on analog/RF performance of low power junctionless MOSFETs
    Ghosh, Dipankar
    Kranti, Abhinav
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (01)
  • [43] Simulation-based analog and RF circuit synthesis using a modified evolutionary strategies algorithm
    Sonmez, Ozsun S.
    Dundar, Gunhan
    INTEGRATION-THE VLSI JOURNAL, 2011, 44 (02) : 144 - 154
  • [44] Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis
    Zhao, Zhenxin
    Zhang, Lihong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (11) : 1824 - 1837
  • [45] A Hierarchical Approach to the Synthesis and Analysis of Integrated Biorefineries
    Ng, Denny K. S.
    Pham, Viet
    El-Halwagi, Mahmoud M.
    Jimenez-Gutierrez, Arturo
    Spriggs, H. Dennis
    DESIGN FOR ENERGY AND THE ENVIRONMENT, 2010, : 425 - 432
  • [46] Analog Gross Fault Identification in RF Circuits Using Neural Models and Constrained Parameter Extraction
    Viveros-Wacher, Andres
    Ernesto Rayas-Sanchez, Jose
    Brito-Brito, Zabdiel
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2019, 67 (06) : 2143 - 2150
  • [47] Uncertain behaviours of integrated circuits improve computational performance
    Yoshimura, Chihiro
    Yamaoka, Masanao
    Hayashi, Masato
    Okuyama, Takuya
    Aoki, Hidetaka
    Kawarabayashi, Ken-ichi
    Mizuno, Hiroyuki
    SCIENTIFIC REPORTS, 2015, 5
  • [48] Analog/RF Performance Comparison of Junctionless and Dopingless Field Effect Transistor
    Sahu, Chitrakant
    Parmar, Jaydeep Singh
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATIONS AND ELECTRONICS (COMPTELIX), 2017, : 606 - 611
  • [49] Synthesis of topology and sizing of analog electrical circuits by means of genetic programming
    Koza, JR
    Bennett, FH
    Andre, D
    Keane, MA
    COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2000, 186 (2-4) : 459 - 482
  • [50] The influence of gate underlap on analog and RF performance of III-V heterostructure double gate MOSFET
    Sarkar, Angsuman
    Jana, Rohit
    SUPERLATTICES AND MICROSTRUCTURES, 2014, 73 : 256 - 267