Integrated Hierarchical Synthesis of Analog/RF Circuits with Accurate Performance Mapping

被引:0
|
作者
Meng, Kuo-Hsuan [1 ]
Pan, Po-Cheng [1 ]
Chen, Hung-Ming [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engr, Urbana, IL 61801 USA
来源
2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED) | 2011年
关键词
OPTIMIZATION; DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work presents a synthesis framework for nanometer analog, mixed-signal, and radio-frequency circuit design. Our approach has both the advantages of accuracy and efficiency, accomplished by integrating both circuit simulator and analytic formulation. Through performance space exploration, this work facilitates optimal specification setting and trade-off aspect identification from nanometer technology nodes. The hierarchical global-to-local search process consists of device characterization, mapping from geometry-biasing parameters through circuit-level parameters to performance metrics, and reverse identification of optimal design varaibles with fine-tuning. The nature of hierarchy enables the capability of synthesizing large-scaled design with guarantee of accurate and fast convergence to the global optimum. Also this framework can be utilized to identify the constraints that are critically strict to the overall performance, such that the circuit can be designed to operate close to its limit. A radio-frequency distributed amplifier is synthesized as the demonstration showing that the proposed framework is effective and efficient.
引用
收藏
页码:777 / 784
页数:8
相关论文
共 50 条
  • [1] Automated topology synthesis of analog and RF integrated circuits: A survey
    Sorkhabi, Samin Ebrahim
    Zhang, Lihong
    INTEGRATION-THE VLSI JOURNAL, 2017, 56 : 128 - 138
  • [2] Accurate metamodels of device parameters and their applications in performance modeling and optimization of analog integrated circuits
    Liang Tao
    Jia Xinzhang
    Chen Junfeng
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (11)
  • [3] Performance-drivenWire Sizing for Analog Integrated Circuits
    Li, Yaguang
    Lin, Yishuang
    Madhusudan, Meghna
    Sharma, Arvind
    Sapatnekar, Sachin
    Harjani, Ramesh
    Hu, Jiang
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (02)
  • [4] Accurate metamodels of device parameters and their applications in performance modeling and optimization of analog integrated circuits
    梁涛
    贾新章
    陈军峰
    半导体学报, 2009, 30 (11) : 114 - 120
  • [5] A Memetic Approach to the Automatic Design of High-Performance Analog Integrated Circuits
    Liu, Bo
    Fernandez, Francisco V.
    Gielen, Georges
    Castro-Lopez, R.
    Roca, E.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (03)
  • [6] Correlated Bayesian Model Fusion: Efficient Performance Modeling of Large-Scale Tunable Analog/RF Integrated Circuits
    Wang, Fa
    Li, Xin
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [7] Improving the Performance of Analog Integrated Circuits using Multi-Objective Metaheuristic Algorithms
    Shahraki, Najmeh Sayyadi
    Mohammadi, Ali
    Mohammadi-Esfahrood, Sadegh
    Zahiri, Seyed Hamid
    2019 IEEE 5TH CONFERENCE ON KNOWLEDGE BASED ENGINEERING AND INNOVATION (KBEI 2019), 2019, : 822 - 826
  • [8] Efficient parasitic-aware hybrid sizing methodology for analog and RF integrated circuits
    Liao, Tuotian
    Zhang, Lihong
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 301 - 313
  • [9] Efficient Parasitic-aware gm/ID-based Hybrid Sizing Methodology for Analog and RF Integrated Circuits
    Liao, Tuotian
    Zhang, Lihong
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2021, 26 (02)
  • [10] Parasitic-Aware GP-Based Many-Objective Sizing Methodology for Analog and RF Integrated Circuits
    Liao, Tuotian
    Zhang, Lihong
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 475 - 480