A simulation study for the performance of an on-board ATM switching scheme for broadband satellite communications network

被引：0

作者：

Yoshimura, N ^{[1
]}

Kadowaki, N ^{[1
]}

机构：

[1] MPT Japan, Commun Res Lab, Tokyo 1848795, Japan

来源：

SPACE COMMUNICATIONS | 2001年 / 17卷 / 1-3期

关键词：

Asynchronous transfer mode - Bit error rate - Broadband networks - Computer simulation - Network protocols - Packet switching - Performance - Satellite links;

D O I：

暂无

中图分类号：

V [航空、航天];

学科分类号：

08 ; 0825 ;

摘要：

A high data rate (HDR) satellite communication system is essential for developing the network configuration of a Global Information Infrastructure (GII) because of its features, such as wide area coverage, flexibility of network configuration and multicast connection capability. From this point of view, Communications Research Laboratory (CRL) is conducting research and development of a Gigabit satellite system [1] that has an on-board ATM switch and gigabit-class capacity. We have developed a hardware simulator in order to investigate how satellite links influence on-board ATM switching and network performance, such as a long delay and burst error. In this paper, we describe the simulation results for the TCP layer performance and the SVC connection set-up performance.

引用

页码：137 / 141

页数：5