Understanding Throughput-Oriented Architectures

被引:81
作者
Garland, Michael [1 ]
Kirk, David B. [1 ]
机构
[1] NVIDIA Res, Santa Clara, CA USA
关键词
D O I
10.1145/1839676.1839694
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The fundamental throughput-oriented architectural design decisions differentiating throughput-oriented processors from more traditional latency-oriented architectures are explored by using GPUs. Throughput-oriented processors rely on three key architectural features such as emphasis on many simple processing cores, extensive hardware multi-threading, and use of single-instruction, multiple-data, or SIMD, execution. These processors achieve even higher levels of performance by using many simple, and hence small, processing cores. The GPU employs a single-instruction, multiple-thread, or SIMT, architecture in which threads resident on a single SM are executed in groups of 32, called warps. GPUs are also a powerful platform for exploring scalable algorithms and a leading indicator for algorithm design on future throughput-oriented architectures.
引用
收藏
页码:58 / 66
页数:9
相关论文
共 31 条
[1]   Tera computer system [J].
Alverson, Robert ;
Callahan, David ;
Cummings, Daniel ;
Koblenz, Brian ;
Porterfield, Allan ;
Smith, Burton .
Conference Proceedings - International Conference on Supercomputing, 1990,
[2]  
[Anonymous], P 2003 ACM IEEE C SU
[3]  
[Anonymous], P 22 ANN INT S COMP
[4]  
[Anonymous], 2009, NVIDIAS NEXT GEN CUD
[5]  
[Anonymous], P 6 INT C ARCH SUPP
[6]  
[Anonymous], 1989, 35 DIG EQ CORP SYST
[7]  
[Anonymous], ACC BAS COMP MAN WOR
[8]  
[Anonymous], P COMPC SAN FRANC CA
[9]  
[Anonymous], 2011, CUDA by Example: An Introduction to General-Purpose GPU Programming
[10]  
[Anonymous], P 6 INT C SUP WASH D, DOI DOI 10.1145/143369.143408