Limiting native oxide regrowth for high-k gate dielectrics

被引:0
|
作者
Choi, K [1 ]
Harris, H [1 ]
Gangopadhyay, S [1 ]
Temkin, H [1 ]
机构
[1] Texas Tech Univ, Nano Tech Ctr, Lubbock, TX 79409 USA
来源
COMOS FRONT-END MATERIALS AND PROCESS TECHNOLOGY | 2003年 / 765卷
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A cleaning process resulting in atomically smooth, hydrogen-terminated, silicon surface that would inhibit formation of native silicon oxide is needed for high-k gate dielectric deposition. Various cleaning methods thus need to be tested in terms of resistance to native oxide formation. Native oxide re-growth is studied as a function of exposure time to atmospheric ambient using ellipsometry. Hafnium dioxide film (ksimilar to23) is deposited on the as-cleaned substrates by electron beam evaporation and subsequently annealed in hydrogen. The difference in the effective oxide thickness re-grown on surfaces treated with the conventional RCA and modified Shiraki cleaning methods, after one-hour exposure, can be as large as 2Angstrom. This is significant in device applications demanding equivalent oxide thickness less than 20Angstrom. The degree of hydrogen passivation, surface micro-roughness and organic removal capability are considered to be the main factors that explain the differences between the cleaning methods. Data derived from capacitance-voltage analysis of test capacitors verified the trend observed in the native oxide thickness measurements. An increase of 10similar to15% in accumulation capacitance is observed in the samples treated by the new cleaning method.
引用
收藏
页码:85 / 90
页数:6
相关论文
共 50 条
  • [31] Introduction of crystalline high-k gate dielectrics in a CMOS process
    Gottlob, HDB
    Lemme, MC
    Mollenhauer, T
    Wahlbrink, T
    Efavi, JK
    Kurz, H
    Stefanov, Y
    Haberle, K
    Komaragiri, R
    Ruland, T
    Zaunert, F
    Schwalke, U
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) : 1885 - 1889
  • [32] Threshold voltage model for MOSFETs with high-K gate dielectrics
    Liu, XY
    Kang, JF
    Sun, L
    Han, RQ
    Wang, YY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272
  • [33] Transient charging and relaxation in high-k gate dielectrics and their implications
    Lee, BH
    Young, C
    Choi, R
    Sim, JH
    Bersuker, G
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2415 - 2419
  • [34] On the characterization of electronically active defects in high-k gate dielectrics
    Buchanan, DA
    Felnhofer, D
    DEFECTS IN HIGH-K GATE DIELECTRIC STACKS: NANO-ELECTRONIC SEMICONDUCTOR DEVICES, 2006, 220 : 41 - +
  • [35] Charge trapping characteristics in high-k gate dielectrics on germanium
    Mahata, C.
    Bera, M. K.
    Bose, P. K.
    Maiti, C. K.
    THIN SOLID FILMS, 2008, 517 (01) : 163 - 166
  • [36] Noise in Si and SiGe MOSFETs with high-k gate dielectrics
    von Haartman, M
    Malm, BG
    Hellström, PE
    Östling, M
    NOISE AND FLUCTUATIONS, 2005, 780 : 225 - 230
  • [37] High-k Gate Dielectrics for Emerging Flexible and Stretchable Electronics
    Wang, Binghao
    Huang, Wei
    Chi, Lifeng
    Al-Hashimi, Mohammed
    Marks, Tobin J.
    Facchetti, Antonio
    CHEMICAL REVIEWS, 2018, 118 (11) : 5690 - 5754
  • [38] Transient charging and relaxation in high-k gate dielectrics and their implications
    Lee, Byoung Hun
    Young, Chadwin
    Choi, Rino
    Sim, Jang Hwan
    Bersuker, Gennadi
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2005, 44 (4 B): : 2415 - 2419
  • [39] Analysis of ultra short MOSFETs with high-k gate dielectrics
    Dragosits, K
    Ponomarev, Y
    Dachs, C
    Selberherr, S
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 412 - 415
  • [40] Quantum mechanical modeling of MOSFET gate leakage for high-k gate dielectrics
    Wu, Huixian
    Zhao, Yijie Sandy
    White, Marvin H.
    SOLID-STATE ELECTRONICS, 2006, 50 (06) : 1164 - 1169