Discontinuous Map Analysis of a DC-DC Converter Governed by Pulse Skipping Modulation

被引:45
作者
Kapat, Santanu [1 ]
Banerjee, Soumitro [2 ]
Patra, Amit [3 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
[2] Indian Inst Sci Educ & Res, Mohanpur 741252, India
[3] Indian Inst Technol, Dept Elect Engn, Kharagpur 721302, W Bengal, India
关键词
dc-dc converters; discontinuous map; discrete-time modeling; pulse skipping modulation; spectral composition; BORDER-COLLISION BIFURCATIONS; MODE; SYSTEMS;
D O I
10.1109/TCSI.2009.2034888
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports the bifurcation phenomena in a dc-dc converter governed by a pulse skipping modulation (PSM) scheme, which is normally used to improve efficiency under light load condition. It is shown that the discrete-time model of the system takes the form of a discontinuous map, where the discrete-time state space is piecewise smooth, divided into five regions, each with a different functional form and separated by four borderlines. One additional borderline is considered to identify an infeasible region during a PSM operation. For a restricted operating region, we show that the system is described by a one-dimensional discontinuous map; otherwise it is a combination 1-D and 2-D forms. We derive the conditions for the existence and stability of different periodic orbits. We observe a period-adding cascade in which the periodicity varies non-monotonically exhibiting abrupt changes in the spectral composition for a smooth parameter variation. The proposed method may be useful for modeling and analysis of other dc-dc converter topologies governed by a PSM operation.
引用
收藏
页码:1793 / 1801
页数:9
相关论文
共 29 条
[21]   Bifurcations due to transition from continuous conduction mode to discontinuous conduction mode in the boost converter [J].
Parui, S ;
Banerjee, S .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2003, 50 (11) :1464-1469
[22]   Border collision bifurcations at the change of state-space dimension [J].
Parui, S ;
Banerjee, S .
CHAOS, 2002, 12 (04) :1054-1069
[23]   A fully integrated on-chip dc-dc conversion and power management system [J].
Patounakis, G ;
Li, YW ;
Shepard, KL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) :443-451
[24]  
QIAO C, 2005, P IEEE PESC BRAZ SEP, P1213
[25]   Switched dynamical systems with double periodic inputs: An analysis tool and its application to the buck-boost converter [J].
Saito, T ;
Torikai, H ;
Schwarz, W .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2000, 47 (07) :1038-1046
[26]   Pulse train control technique for flyback converter [J].
Telefus, M ;
Shteynberg, A ;
Ferdowsi, M ;
Emadi, A .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (03) :757-764
[27]  
Tse C.K., 2003, COMPLEX BEHAV SWITCH
[28]   A 4-μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications [J].
Xiao, JW ;
Peterchev, AV ;
Zhang, JH ;
Sanders, SR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) :2342-2348
[29]   Border-collision bifurcations in the buck converter [J].
Yuan, GH ;
Banerjee, S ;
Ott, E ;
Yorke, JA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (07) :707-716