Low-power asymmetric switching scheme with segmented capacitive architecture for SAR ADCs

被引：3

作者：

Yue, Peiyi ^{[1
]}

Zhang, Yanbo ^{[1
]}

Liu, Shubin ^{[1
]}

Zhu, Zhangming ^{[1
]}

机构：

[1] Xidian Univ, Sch Microelect, Shaanxi Key Lab Integrated Circuits & Syst, 2 Taibai Rd, Xian 710071, Peoples R China

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2020年 / 102卷 / 01期

基金：

中国国家自然科学基金;

关键词：

SAR ADC; Energy-efficient; Switching scheme; Segmented capacitive architecture; Asymmetric; ENERGY; LINEARITY;

D O I：

10.1007/s10470-019-01564-1

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, an energy-efficient asymmetric switching scheme with segmented capacitive architecture in successive approximation register (SAR) analog-to-digital converters (ADCs) is proposed for biomedical applications. Based on the segmented digital-to-analog converter architecture, the proposed method curtails the area overhead by 92% in comparison with the conventional switching method. Additionally, combining a new tri-level switching scheme, the one-side technique and the split-MSB mode, the proposed asymmetric switching scheme achieves 99.68% less switching energy over the conventional SAR ADC.

引用

页码：253 / 264

页数：12

共 50 条

[31] Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs
Zhuang, Haoyu
Tong, Can
Peng, Xizhu
Tang, He
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (12) : 2699 - 2707
[32] Energy-Efficient and Area-Saving Asymmetric Capacitor Switching Scheme for SAR ADCs
Liang, Hongzhi
Ding, Ruixue
Liu, Shubin
Zhu, Zhangming
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (07)
[33] Segmented virtual ground architecture for low-power embedded SRAM
Sharifkhani, Mohammad
Sachdev, Manoj
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (02) : 196 - 205
[34] A high energy-efficiency and low-area switching scheme for SAR ADCs
Mahdi Momeni
Mohammad Sharifkhani
Seyed Behnam Yazdani
Analog Integrated Circuits and Signal Processing, 2021, 106 : 449 - 457
[35] A high energy-efficiency and low-area switching scheme for SAR ADCs
Momeni, Mahdi
Sharifkhani, Mohammad
Yazdani, Seyed Behnam
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 106 (02) : 449 - 457
[36] Flying-Capacitor Bottom-Plate Sampling Scheme for Low-Power High-Resolution SAR ADCs
Osipov, Dmitry
Paul, Steffen
2018 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2018,
[37] A Delta-Readout Scheme for Low-Power CMOS Image Sensors With Multi-Column-Parallel SAR ADCs
Kim, Hyeon-June
Hwang, Sun-Il
Kwon, Ji-Wook
Jin, Dong-Hwan
Choi, Byoung-Soo
Lee, Sang-Gwon
Park, Jong-Ho
Shin, Jang-Kyoo
Ryu, Seung-Tak
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) : 2262 - 2273
[38] Delta-Measurement Low-Power SAR ADC Architecture with Adaptive Threshold-First Switching
Ding, Zhaoming
Zhou, Xiong
Li, Qiang
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[39] A charge sharing-based switching scheme for SAR ADCs
Akbari, Meysam
Hashemipour, Omid
Nazari, Masoud
Moradi, Farshad
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (07) : 1188 - 1198
[40] A 99.15% energy-reduced switching scheme based on HSRS coarse–fine architecture for SAR ADCs
Peiyi Yue
Yongyuan Li
Shubin Liu
Zhangming Zhu
Analog Integrated Circuits and Signal Processing, 2021, 107 : 1 - 14

← 1 2 3 4 5 →