Past shape decoding for MPEG-4 video

被引:2
作者
Thinakaran, J [1 ]
Ho, DJ [1 ]
Ling, N [1 ]
机构
[1] Nanyang Technol Univ, Sch EEE, Singapore 639798, Singapore
来源
2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION | 2000年
关键词
D O I
10.1109/SIPS.2000.886709
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To achieve fast shape decoding in MPEG-4, it is necessary to have a high speed binary shape decoder. A fast architecture is presented here that is able to decode up to 72.4 Mpixels/s, meeting up to MPEG-4 Main Profile @ Level 3 real time requirement. High performance is achieved by using a lookahead scheme in the probability generation unit and a fast ALU. Simpler shift registers are used in place of large barrel shifters to reduce area. Furthermore, even with the use of low power synchronous ROM it is still possible to decode one bit (shape pixel) every clock cycle. The architecture is synthesized using Avanti's Passport 0,35 mum technology library. The layout of the module is shown and the die area is 2.56mm(2).
引用
收藏
页码:110 / 119
页数:10
相关论文
共 50 条
  • [1] Evaluating MPEG-4 video decoding complexity
    Valentim, J
    Nunes, P
    Pereira, F
    PROCEEDINGS OF WORKSHOP AND EXHIBITION ON MPEG-4, 2002, : 29 - 32
  • [2] Conformance test of MPEG-4 shape decoding
    Hwang, HJ
    Park, IS
    Park, SH
    Lee, BU
    Park, RH
    ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2001, : 146 - 147
  • [3] Architecture of a hardware module for MPEG-4 shape decoding
    Berekovic, M
    Jacob, K
    Pirsch, P
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 157 - 160
  • [4] Exploring reusable frame buffer data for MPEG-4 video decoding
    Lin, Wei-Cheng
    Chen, Chung-Ho
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 469 - +
  • [5] Reconfigurable DSP's for efficient MPEG-4 video and audio decoding
    Pretty, C
    Chase, JG
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 63 - 67
  • [6] Evaluating MPEG-4 video decoding complexity for an alternative video complexity verifier model
    Valentim, J
    Nunes, P
    Pereira, F
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (11) : 1034 - 1044
  • [7] A scheduling method for real-time decoding of MPEG-4 video streams
    Kim, Jinhwan
    Jung, Inhwan
    Song, Yong Ho
    Lee, Bong Gyou
    TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, : 2386 - +
  • [8] An Efficient Embedded Bitstream Parsing Processor for MPEG-4 Video Decoding System
    Yung-Chi Chang
    Chao-Chih Huang
    Wei-Min Chao
    Liang-Gee Chen
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 41 : 183 - 191
  • [9] An efficient embedded bitstream parsing processor for MPEG-4 video decoding system
    Chang, YC
    Huang, CC
    Chao, WM
    Chen, LG
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 168 - 171
  • [10] Boundary macroblock padding in MPEG-4 video decoding using a graphics coprocessor
    Garg, R
    Chung, CY
    Kim, D
    Kim, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (08) : 719 - 723