Analysis of Dynamic Models of STT-MRAM

被引：0
|
作者：
Mathew, Betty Rachel [1 ]
Mangai, N. M. Siva [1 ]
机构：
[1] Karunya Inst Technol & Sci, Dept Elect Sci, Coimbatore, Tamil Nadu, India
来源：
2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2018年
关键词：
Memory; Magnetic Tunnel Junction (MTJ); Spin Transfer Torque (STT); Magnetoresistive Random Access Memory (MRAM); Tunnelling Magnetoresistance (TMR) ratio; Dynamic model; LOW-POWER;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
STT-MRAM has the potential to become a universal memory owing to many advantages it has as compared to the existing memory technologies. Several models, both static as well as dynamic models have been developed amongst which dynamic models have been known to display more accurate behaviour. In this paper, we have chosen two such dynamic models already developed and available and observed and verified their transient response.
引用
收藏
页码：259 / 262
页数：4
相关论文
共 50 条
  • [41] Security Primitives (PUF and TRNG) with STT-MRAM
    Vatajelu, Elena Ioana
    Di Natale, Giorgio
    Prinetto, Paolo
    2016 IEEE 34TH VLSI TEST SYMPOSIUM (VTS), 2016,
  • [42] A Reconfigurable Arbiter PUF based on STT-MRAM
    Ali, Rashid
    Wang, You
    Ma, Haoyuan
    Hou, Zhengyi
    Zhang, Deming
    Deng, Erya
    Zhao, Weisheng
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [43] Low Power Computing Using STT-MRAM
    Huang, Kejie
    Zhao, Rong
    2014 14TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2014,
  • [44] Opportunistic Write for Fast and Reliable STT-MRAM
    Sayed, Nour
    Ebrahimi, Mojtaba
    Bishnoi, Rajendra
    Tahoori, Mehdi B.
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 554 - 559
  • [45] FPGA Implementation of A Hybrid Decoder for STT-MRAM
    Liu, Xue
    Cai, Kui
    Mei, Zhen
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 325 - 328
  • [46] Improving Reliability, Performance, and Energy Efficiency of STT-MRAM with Dynamic Write Latency
    Ahari, Ali
    Ebrahimi, Mojtaba
    Oboril, Fabian
    Tahoori, Mehdi
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 109 - 116
  • [47] A Dynamic Dual-Reference Sensing Scheme for Deep Submicrometer STT-MRAM
    Kang, Wang
    Pang, Tingting
    Lv, Weifeng
    Zhao, Weisheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (01) : 122 - 132
  • [48] Correlation Power Analysis Attack against STT-MRAM Based Cyptosystems
    Chakraborty, Abhishek
    Mondal, Ankit
    Srivastava, Ankur
    2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2017, : 171 - 171
  • [49] VAET-STT: Variation Aware STT-MRAM Analysis and Design Space Exploration Tool
    Nair, Sarath Mohanachandran
    Bishnoi, Rajendra
    Golanbari, Mohammad Saber
    Oboril, Fabian
    Hameed, Fazal
    Tahoori, Mehdi B.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (07) : 1396 - 1407
  • [50] A Comprehensive Framework for Parametric Failure Modeling and Yield Analysis of STT-MRAM
    Nair, Sarath Mohanachandran
    Bishnoi, Rajendra
    Tahoori, Mehdi B.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (07) : 1697 - 1710
12345