Analysis of Dynamic Models of STT-MRAM

被引：0
|
作者：
Mathew, Betty Rachel [1 ]
Mangai, N. M. Siva [1 ]
机构：
[1] Karunya Inst Technol & Sci, Dept Elect Sci, Coimbatore, Tamil Nadu, India
来源：
2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2018年
关键词：
Memory; Magnetic Tunnel Junction (MTJ); Spin Transfer Torque (STT); Magnetoresistive Random Access Memory (MRAM); Tunnelling Magnetoresistance (TMR) ratio; Dynamic model; LOW-POWER;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
STT-MRAM has the potential to become a universal memory owing to many advantages it has as compared to the existing memory technologies. Several models, both static as well as dynamic models have been developed amongst which dynamic models have been known to display more accurate behaviour. In this paper, we have chosen two such dynamic models already developed and available and observed and verified their transient response.
引用
收藏
页码：259 / 262
页数：4
相关论文
共 50 条
  • [11] Modeling thermal effects in STT-MRAM
    Hadamek, Tomas
    Selberherr, Siegfried
    Goes, Wolfgang
    Sverdlov, Viktor
    SOLID-STATE ELECTRONICS, 2023, 200
  • [12] Hard Error Correction in STT-MRAM
    Hemaram, Surendra
    Tahoori, Mehdi B.
    Catthoor, Francky
    Rao, Siddharth
    Couet, Sebastien
    Kar, Gouri Sankar
    29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 752 - 757
  • [13] Electrical Modeling of STT-MRAM Defects
    Wu, Lizhou
    Taouil, Mottaqiallah
    Rao, Siddharth
    Marinissen, Erik Jan
    Hamdioui, Said
    2018 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2018,
  • [14] Improving Write Performance for STT-MRAM
    Bishnoi, Rajendra
    Ebrahimi, Mojtaba
    Oboril, Fabian
    Tahoori, Mehdi B.
    IEEE TRANSACTIONS ON MAGNETICS, 2016, 52 (08)
  • [15] An STT-MRAM Based Strong PUF
    Khaleghi, Soroush
    Vinella, Paolo
    Banerjee, Soumya
    Rao, Wenjing
    Proceedings of the 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2016, : 129 - 134
  • [16] Status and Outlook of STT-MRAM Development
    Min, T.
    Kar, G. S.
    Swerts, J.
    Mertens, S.
    Cosemans, S.
    Bekaert, J.
    Xu, K.
    Souriau, L.
    Radisic, D.
    Okuyama, H.
    Nishimura, K.
    Seino, T.
    Tsunekawa, K.
    SPINTRONICS VII, 2014, 9167
  • [17] Mitigating Read Failures in STT-MRAM
    Nair, Sarath Mohanachandran
    Bishnoi, Rajendra
    Tahoori, Mehdi B.
    2020 IEEE 38TH VLSI TEST SYMPOSIUM (VTS 2020), 2020,
  • [18] Embedded STT-MRAM for Automotive Applications
    Mueller, J.
    Pfefferling, B.
    Merbeth, T.
    Otani, Y.
    Hazen, D. Sanchez
    Hula, T.
    Mansueto, M.
    Titova, A.
    Ramasubramanian, L.
    Grimm, C. V-B
    Weisheit, M.
    Wolf, G.
    Kriegerstein, V.
    Vogel, A.
    Scharf, P.
    Wang, Y.
    Huang, Y.
    Komma, V. S.
    Sankar, R. Uma
    Yoon, H.
    Kallensee, O.
    Naik, V. B.
    Soss, S.
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 750 - 752
  • [19] STT-MRAM for Embedded Memory Applications
    Wang, Zihui
    Hao, Xiaojie
    Xu, Pengfa
    Hu, Longqian
    Jung, Dongha
    Kim, Woojin
    Satoh, Kimihiro
    Yen, Bing
    Wei, Zhiqiang
    Wang, Lienchang
    Zhang, Jing
    Huai, Yiming
    2020 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2020), 2020, : 40 - 42
  • [20] Exploiting STT-MRAM for Approximate Computing
    Sayed, Nour
    Oboril, Fabian
    Shirvanian, Azadeh
    Bishnoi, Rajendra
    Tahoori, Mehdi B.
    2017 22ND IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2017,
12345