Watermarking FPGA Bitfile for Intellectual Property Protection

被引:0
作者
Zhang, Jiliang [1 ]
Lin, Yaping [1 ]
Wu, Qiang [1 ]
Che, Wenjie [1 ]
机构
[1] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Peoples R China
基金
中国国家自然科学基金;
关键词
Field programmable gate array (FPGA); intellectual property protection (IPP); watermarking; IP PROTECTION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Intellectual property protection (IPP) of hardware designs is the most important requirement for many Field Programmable Gate Array (FPGA) intellectual property (IP) vendors. Digital watermarking has become an innovative technology for IPP in recent years. Existing watermarking techniques have successfully embedded watermark into IP cores. However, many of these techniques share two specific weaknesses: 1) They have extra overhead, and are likely to degrade performance of design; 2) vulnerability to removing attacks. We propose a novel watermarking technique to watermark FPGA bitfile for addressing these weaknesses. Experimental results and analysis show that the proposed technique incurs zero overhead and it is robust against removing attacks.
引用
收藏
页码:764 / 771
页数:8
相关论文
共 20 条
  • [1] A public-key watermarking technique for IP designs
    Abdel-Hamid, AT
    Tahar, S
    Aboulhamid, EM
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 330 - 335
  • [2] [Anonymous], 2010, Virtex-5 FPGA User Guide
  • [3] Intellectual property authentication by watermarking scan chain in design-for-testability flow
    Cui, Aijiao
    Chang, Chip-Hong
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2645 - 2648
  • [4] IP watermarking using incremental technology mapping at logic synthesis level
    Cui, Aijiao
    Chang, Chip Hong
    Tahar, Sofiene
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (09) : 1565 - 1570
  • [5] Cui A, 2006, IEEE INT SYMP CIRC S, P4611
  • [6] A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design
    Cui, Aijiao
    Chang, Chip-Hong
    Tahar, Sofiene
    Abdel-Hamid, Amr T.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (05) : 678 - 690
  • [7] DeHon A., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P69, DOI 10.1145/296399.296431
  • [8] Jain A.K., 2003, PROC GREAT LAKES S V, P147
  • [9] Constraint-based watermarking techniques for design IP protection
    Kahng, AB
    Lach, J
    Mangione-Smith, WH
    Mantik, S
    Markov, IL
    Potkonjak, M
    Tucker, P
    Wang, HJ
    Wolfe, G
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (10) : 1236 - 1252
  • [10] Kilts S., 2007, Advanced FPGA Design: Architecture, Implementation, and Optimization