共 20 条
- [1] A public-key watermarking technique for IP designs [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 330 - 335
- [2] [Anonymous], 2010, Virtex-5 FPGA User Guide
- [3] Intellectual property authentication by watermarking scan chain in design-for-testability flow [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2645 - 2648
- [5] Cui A, 2006, IEEE INT SYMP CIRC S, P4611
- [7] DeHon A., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P69, DOI 10.1145/296399.296431
- [8] Jain A.K., 2003, PROC GREAT LAKES S V, P147
- [10] Kilts S., 2007, Advanced FPGA Design: Architecture, Implementation, and Optimization