Hi-performance co-processor based on FPGA

被引:0
|
作者
Gromilin, GI [1 ]
Devjatajkin, AM [1 ]
Lysakov, KF [1 ]
Shadrin, MJ [1 ]
机构
[1] Russian Acad Sci, Inst Automat & Electrometry, SB, Novosibirsk 630090, Russia
来源
Proceedings of the Second IASTED International Multi-Conference on Automation, Control, and Information Technology - Automation, Control, and Applications | 2005年
关键词
FPGA; high-performance processing; hardware; automation; algorithm; processor; digital signal processing;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This report presents hi-performance co-processor based on FPGA. This co-processor is a board which includes various communication possibilities (input/output parallel ports) and interface PCI-X and DDR memory. This co-processor has possibility of standalone work. All calculations are performed on Xilinx FPGA -Virtex2. It allows to estimate peak performance up to 50 billions operations of integer multiply/accumulate per second. Also report presents realization of some mathematics image processing algorithm on creating device. It is linear filtering any points width (at first it is 7 points) and integer matching of entire frames or part of them. To find interesting objects (their size is less than image discrete) extremums finding algorithm was realized. All algorithms developed adapted to FPGA architecture. They used RAM blocks and multipliers on crystal, creating internal pipelines and other to increase performance.
引用
收藏
页码:89 / 92
页数:4
相关论文
共 50 条
  • [1] An FPGA Co-Processor Implementation of Homomorphic Encryption
    Cousins, David Bruce
    Golusky, John
    Rohloff, Kurt
    Sumorok, Daniel
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [2] DESIGN AND IMPLEMENTATION OF ROUGH SET CO-PROCESSOR ON FPGA
    Tiwari, Kanchan S.
    Kothari, Ashwin G.
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2015, 11 (02): : 641 - 656
  • [3] FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography
    Coyne, Jack
    Cyganski, David
    Duckworth, R. James
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 163 - 172
  • [4] An efficient FPGA-based co-processor for feature point detection and tracking
    Sturmanis, Toms
    Novickis, Rihards
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 24 - 29
  • [5] Kinematics Control for a 6-DOF Space Manipulator Based on ARM Processor and FPGA Co-processor
    Zheng Yili
    Sun Hanxu
    Jia Qingxuan
    Shi Guozhen
    2008 6TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS, VOLS 1-3, 2008, : 108 - 113
  • [6] Accelerating Irregular Computation in Massive Short Reads Mapping on FPGA Co-Processor
    Tan, Guangming
    Zhang, Chunming
    Tang, Wen
    Zhang, Peiheng
    Sun, Ninghui
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (05) : 1253 - 1264
  • [7] An FPGA Co-Processor for Adaptive Lane Departure Warning System
    Wang, Wei
    Huang, Xinming
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1380 - 1383
  • [8] A PCI AER Co-Processor Evaluation Based on CPUs Performance Counters
    Dominguez-Morales, Manuel
    Linares-Barranco, Alejandro
    Inigo-Blasco, Pablo
    Luis Font, Juan
    Cascado-Caballero, Daniel
    Jimenez-Moreno, Gabriel
    Diaz-del-Rio, Fernando
    Luis Sevillano, Jose
    JOURNAL OF INTERNET TECHNOLOGY, 2012, 13 (04): : 533 - 541
  • [9] A Novel AES-256 Implementation on FPGA using Co-processor based Architecture
    Sau, Suman
    Paul, Rourab
    Biswas, Tanmay
    Chakrabarti, Amlan
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 632 - 638
  • [10] Reconfigurable parallel VLSI co-processor for space robots using FPGA
    Wei, R.
    Jin, M. H.
    Xia, J. J.
    Xie, Z. W.
    Liu, H.
    2006 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, VOLS 1-3, 2006, : 374 - +