Design of a high speed, low latency and low power consumption DRAM using two-transistor cell

被引：0

作者：

Chegeni, Amin ^{[1
]}

Hadidi, Khayrollah ^{[1
]}

Khoei, Abdollah ^{[1
]}

机构：

[1] Urmia Univ, Microelect Res Lab, Orumiyeh, Iran

来源：

2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4 | 2007年

关键词：

D O I：

10.1109/ICECS.2007.4511203

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a new structure of DRAM, using two-transistor cell. The most important advantages of this structure are: a) High speed read, write and refresh operation b) low data access latency c) low power consumption compared to other structures d) each write/refresh operation can be carried out just in one cycle and e) no need to special process and compatible with standard digital process.

引用

页码：1167 / 1170

页数：4

共 50 条

[1] A novel two-transistor floating-body/gate cell for low-power nanoscale embedded DRAM
Lu, Zhichao
Fossum, Jerry G.
Zhang, Weimin
Trivedi, Vishal P.
Mathew, Leo
Sadd, Michael
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1511 - 1518
[2] Design of One-Transistor SRAM Cell for Low Power Consumption
Yadava, Narendra
Mishra, Vimal K.
Chauhan, Rajeev K.
2016 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRICAL ELECTRONICS & SUSTAINABLE ENERGY SYSTEMS (ICETEESES), 2016, : 322 - 325
[3] Reliable NoC design with low latency and power consumption
Yan, Fengxia
Gao, Jianliang
ELECTRONICS LETTERS, 2017, 53 (06) : 382 - 383
[4] Design of a low latency high speed pipelining multiplier
Wu, YJ
Chen, HY
Wei, SJ
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 551 - 554
[5] A High Speed Low Power Capacitorless SOI-DRAM Cell Using Impact Ionization and GIDL Effect
Hou, Jianing
Shao, Zhibiao
Miao, Xin
2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 517 - 520
[6] A Flexible Fog Computing Design for Low-Power Consumption and Low Latency Applications
Losada, Markos
Cortes, Ainhoa
Irizar, Andoni
Cejudo, Javier
Perez, Alejandro
ELECTRONICS, 2021, 10 (01) : 1 - 23
[7] The design of high-speed and low power consumption bidirection Viterbi decoder
Li, Song
Yi, Qing-Ming
PROCEEDINGS OF 2006 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, 2006, : 3886 - +
[8] Low-Power and High-Speed DRAM Readout Scheme
Sharroush, Sherif M.
2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 791 - 794
[9] Design of High Speed Low Power Counter using Pipelining
Vijeyakumar, K. N.
Sumathy, V.
Pramod, P.
Saravanakumar, S.
JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2014, 73 (02): : 117 - 123
[10] A Lean, Low Power, Low Latency DRAM Memory Controller for Transprecision Computing
Sudarshan, Chirag
Lappas, Jan
Weis, Christian
Mathew, Deepak M.
Jung, Matthias
Wehn, Norbert
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2019, 2019, 11733 : 429 - 441

← 1 2 3 4 5 →