10 Channel, 45.6 Gb/s per Channel, Polarization-Multiplexed DQPSK, InP Receiver Photonic Integrated Circuit

被引：34

作者：

Nagarajan, Radhakrishnan ^{[1
]}

Rahn, Jeffrey ^{[1
]}

Kato, Masaki ^{[1
]}

Pleumeekers, Jacco ^{[1
]}

Lambert, Damien ^{[1
]}

Lal, Vikrant ^{[1
]}

Tsai, Huan-Shang ^{[1
]}

Nilsson, Alan ^{[1
]}

Dentai, Andrew ^{[1
]}

Kuntz, Matthias ^{[1
]}

Malendevich, Roman ^{[1
]}

Tang, Jie ^{[1
]}

Zhang, Jiaming ^{[1
]}

Butrie, Timothy ^{[1
]}

Raburn, Maura ^{[1
]}

Little, Brent ^{[1
]}

Chen, Wei ^{[1
]}

Goldfarb, Gilad ^{[1
]}

Dominic, Vince ^{[1
]}

Taylor, Brian ^{[1
]}

Reffle, Michael ^{[1
]}

Kish, Fred ^{[1
]}

Welch, David ^{[1
]}

机构：

[1] Infinera Corp, Sunnyvale, CA 94089 USA

来源：

JOURNAL OF LIGHTWAVE TECHNOLOGY | 2011年 / 29卷 / 04期

关键词：

Monolithic InP integration; multichannel dense wavelength-division multiplexing receiver; photonic integrated circuit (PIC); RZ-DQPSK; INGAASP-INP; CONVERTER; DEVICES; TRANSMISSION; PRINCIPLES; SPLITTER; DESIGN;

D O I：

10.1109/JLT.2010.2096555

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate a 10 wavelength, 200 GHz spaced, monolithically integrated, polarization-multiplexed, InP differential quadrature phase shift keying receiver operating at 45.6 Gb/s per wavelength. The receiver is based on a novel technique for polarization demodulation and phase tracking that does not require any external components.

引用

页码：386 / 395

页数：10

共 50 条

[31] Ten-channel mode-division-multiplexed silicon photonic integrated circuit with sharp bends
Chen-lei LI
Xiao-hui JIANG
Yung HSU
Guan-hong CHEN
Chi-wai CHOW
Dao-xin DAI
Frontiers of Information Technology & Electronic Engineering, 2019, 20 (04) : 498 - 506
[32] A 40-Gb/s, 900-fJ/bit Dual-Channel Receiver in a 45-nm Monolithic RF/Photonic Integrated Circuit Process
Movaghar, Ghazal
Arrunategui, Viviana
Chansky, Evan
Maharry, Aaron
Schow, Clint L.
Buckwalter, James F.
IEEE SOLID-STATE CIRCUITS LETTERS, 2022, 5 : 313 - 316
[33] CD-Insensitive PMD Monitoring of an 80-Gb/s Polarization-Multiplexed RZ-DPSK Channel Using a Polarizer and a Low-Speed Detector
Yang, J. -Y.
Zhang, L.
Yue, Y.
Christen, L. C.
Zhang, B.
Jackel, J.
Agarwal, A.
Paraschis, L.
Willner, A. E.
OFC: 2009 CONFERENCE ON OPTICAL FIBER COMMUNICATION, VOLS 1-5, 2009, : 1508 - +
[34] 8-CHANNEL P-I-N HBT MONOLITHIC RECEIVER ARRAY AT 2.5 GB/S PER CHANNEL FOR WDM APPLICATIONS
CHANDRASEKHAR, S
LUNARDI, LM
HAMM, RA
QUA, GJ
IEEE PHOTONICS TECHNOLOGY LETTERS, 1994, 6 (10) : 1216 - 1218
[35] Ultra-efficient 10Gb/s hybrid integrated silicon photonic transmitter and receiver
Zheng, Xuezhe
Patil, Dinesh
Lexau, Jon
Liu, Frankie
Li, Guoliang
Thacker, Hiren
Luo, Ying
Shubin, Ivan
Li, Jieda
Yao, Jin
Dong, Po
Feng, Dazeng
Asghari, Mehdi
Pinguet, Thierry
Mekis, Attila
Amberg, Philip
Dayringer, Michael
Gainsley, Jon
Moghadam, Hesam Fathi
Alon, Elad
Raj, Kannan
Ho, Ron
Cunningham, John E.
Krishnamoorthy, Ashok V.
OPTICS EXPRESS, 2011, 19 (06): : 5172 - 5186
[36] Interferometric wavelength converter operating at 10 Gb/s based on a monolithic-integrated photonic circuit
Rigo, C
Coriasso, C
Campi, D
Stano, A
Cacciatore, C
Re, D
Fornuto, G
Soldani, D
De Franceschi, R
Ghiglieno, F
Vallone, M
Valenti, P
Zucchelli, L
Lupo, S
Gambini, P
JOURNAL OF CRYSTAL GROWTH, 2000, 209 (2-3) : 471 - 475
[37] HIGH-SENSITIVITY INP-BASED MONOLITHICALLY INTEGRATED PIN HEMT RECEIVER OEIC FOR 10 GB/S
KUEBART, W
REEMTSMA, JH
KAISER, D
GROSSKOPF, H
BESCA, F
LUZ, G
KORBER, W
GYURO, I
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1995, 43 (09) : 2334 - 2341
[38] Low power components for 1 Gb/s optical communications: A single-chip 10-channel optical receiver and a clock recovery circuit
Hickling, RM
Kot, RA
Yagi, MN
Nagarajan, R
Sha, WJ
Craig, R
GAAS IC SYMPOSIUM - 19TH ANNUAL, TECHNICAL DIGEST 1997, 1997, : 201 - 204
[39] Four-Channel Integrated Receiver with a Built-In Spatial Demultiplexer Optics for 100 Gb/s Ethernet
Mochizuki, Keita
Aruga, Hiroshi
Itamoto, Hiromitsu
Yamagishi, Keitaro
Horiguchi, Yuichiro
Nishikawa, Satoshi
Takemura, Ryota
Nakaji, Masaharu
Sugitatsu, Atsushi
IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (07) : 981 - 988
[40] Single-chip 40-channel InP transmitter photonic integrated circuit capable of aggregate data rate of 1.6Tbit/s
Nagarajan, R.
Kato, M.
Pleumeekers, J.
Evans, P.
Lambert, D.
Chen, A.
Dominic, V.
Mathur, A.
Chavarkar, P.
Missey, M.
Dentai, A.
Hurtt, S.
Baeck, J.
Muthiah, R.
Murthy, S.
Salvatore, R.
Grubb, S.
Joyner, C.
Rossi, J.
Schneider, R.
Ziari, M.
Kish, F.
Welch, D.
ELECTRONICS LETTERS, 2006, 42 (13) : 771 - 773

← 1 2 3 4 5 →