PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions

被引:11
作者
Chen, Manlin [1 ]
Peng, Li [1 ]
Wang, Bowen [1 ]
Kan, Jingbo [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Elect & Elect Engn, State Key Lab Adv Electromagnet Engn & Technol, Wuhan, Hubei, Peoples R China
基金
中国国家自然科学基金;
关键词
PHASE-LOCKED LOOP; PERFORMANCE; SYNCHRONIZATION; OPERATION; CONVERTER; FILTER; SYSTEM; STAGE;
D O I
10.1049/iet-pel.2017.0709
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Phase-locked loop (PLL) plays an important role in the grid-connected converters. PLL should have the ability of filtering the harmonics under the non-ideal grid voltage. Recently, the signal cancellation technique is one of the advanced methods for filtering the harmonics. However, the existing signal cancellation techniques are not able to filter all harmonics by finite operators. This study proposes an extended trigonometric function delay signal cancellation (ETFDSC) to filter all harmonics completely under the adverse grid conditions. Furthermore, the proposed ETFDSC can be flexibly applied to eliminate the harmonic series fast under the various grid conditions. Consequently, a novel PLL based on the ETFDSC (ETFDSC-PLL) is designed to track the grid phase very accurately and fast. It is noteworthy that the grid phase can be extremely fast detected by proposed ETFDSC-PLL under some adverse grid conditions, especially under unbalanced conditions. Furthermore, the ETFDSC-PLL is self-adjustable to the fundamental frequency deviations, and the excellent filtering capability and fast dynamic response can be achieved, even under large frequency variations. Finally, the simulation and experimental results are presented to validate the filtering capability and transient performances of the proposed PLL.
引用
收藏
页码:1689 / 1697
页数:9
相关论文
共 35 条
[21]   Different control objectives for grid-connected converter under unbalanced grid voltage using forgotten iterative filter as phase lock loop [J].
Jiang, Weidong ;
Hu, Yang ;
Zhang, Yi ;
Zhao, Deyong ;
Wang, Lei .
IET POWER ELECTRONICS, 2015, 8 (09) :1798-1807
[22]   Operation of a phase locked loop system under distorted utility conditions [J].
Kaura, V ;
Blasko, V .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1997, 33 (01) :58-63
[23]   Measuring and reconstruction algorithm based on improved second-order generalised integrator configured as a quadrature signal generator and phase locked loop for the three-phase AC signals of independent power generation systems [J].
Ke, Chen ;
Wu, Ai ;
Bing, Chen ;
Yi, Liu .
IET POWER ELECTRONICS, 2016, 9 (11) :2155-2161
[24]   Design of synchronous reference frame phase-locked loop with the presence of dc offsets in the input voltage [J].
Kulkarni, Abhijit ;
John, Vinod .
IET POWER ELECTRONICS, 2015, 8 (12) :2435-2443
[25]   High performance current controller for selective harmonic compensation in active power filters [J].
Lascu, Cristian ;
Asiminoaei, Lucian ;
Boldea, Ion ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2007, 22 (05) :1826-1835
[26]  
Leonard W., 2003, CONTROL ELECT DRIVES
[27]   FPGA Implementation of the Generalized Delayed Signal Cancelation-Phase Locked Loop Method for Detecting Harmonic Sequence Components in Three-Phase Signals [J].
Nascimento, Paulo S. B. ;
de Souza, Helber E. P. ;
Neves, Francisco A. S. ;
Limongi, Leonardo R. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (02) :645-658
[28]   Digital Filters for Fast Harmonic Sequence Component Separation of Unbalanced and Distorted Three-Phase Signals [J].
Neves, Francisco A. S. ;
de Souza, Helber E. P. ;
Cavalcanti, Marcelo C. ;
Bradaschia, Fabricio ;
Bueno, Emilio J. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (10) :3847-3859
[29]   A Generalized Delayed Signal Cancellation Method for Detecting Fundamental-Frequency Positive-Sequence Three-Phase Signals [J].
Neves, Francisco A. S. ;
Cavalcanti, Marcelo Cabral ;
Paz de Souza, Helber Elias ;
Bradaschia, Fabricio ;
Bueno, Emilio J. ;
Rizo, Mario .
IEEE TRANSACTIONS ON POWER DELIVERY, 2010, 25 (03) :1816-1825
[30]   Variable-Frequency Grid-Sequence Detector Based on a Quasi-Ideal Low-Pass Filter Stage and a Phase-Locked Loop [J].
Robles, Eider ;
Ceballos, Salvador ;
Pou, Josep ;
Martin, Jose Luis ;
Zaragoza, Jordi ;
Ibanez, Pedro .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (10) :2552-2563