PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions

被引:11
作者
Chen, Manlin [1 ]
Peng, Li [1 ]
Wang, Bowen [1 ]
Kan, Jingbo [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Elect & Elect Engn, State Key Lab Adv Electromagnet Engn & Technol, Wuhan, Hubei, Peoples R China
基金
中国国家自然科学基金;
关键词
PHASE-LOCKED LOOP; PERFORMANCE; SYNCHRONIZATION; OPERATION; CONVERTER; FILTER; SYSTEM; STAGE;
D O I
10.1049/iet-pel.2017.0709
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Phase-locked loop (PLL) plays an important role in the grid-connected converters. PLL should have the ability of filtering the harmonics under the non-ideal grid voltage. Recently, the signal cancellation technique is one of the advanced methods for filtering the harmonics. However, the existing signal cancellation techniques are not able to filter all harmonics by finite operators. This study proposes an extended trigonometric function delay signal cancellation (ETFDSC) to filter all harmonics completely under the adverse grid conditions. Furthermore, the proposed ETFDSC can be flexibly applied to eliminate the harmonic series fast under the various grid conditions. Consequently, a novel PLL based on the ETFDSC (ETFDSC-PLL) is designed to track the grid phase very accurately and fast. It is noteworthy that the grid phase can be extremely fast detected by proposed ETFDSC-PLL under some adverse grid conditions, especially under unbalanced conditions. Furthermore, the ETFDSC-PLL is self-adjustable to the fundamental frequency deviations, and the excellent filtering capability and fast dynamic response can be achieved, even under large frequency variations. Finally, the simulation and experimental results are presented to validate the filtering capability and transient performances of the proposed PLL.
引用
收藏
页码:1689 / 1697
页数:9
相关论文
共 35 条
[1]  
Ali Z., 2017, PROC IEEE POWERTECH, P1
[2]   A new MAF based αβEPMAFPLL for grid connected RES with improved performance under grid faults [J].
Ali, Zunaib ;
Christofides, Nicholas ;
Hadjidemetriou, Lenos ;
Kyriakides, Elias .
ELECTRIC POWER SYSTEMS RESEARCH, 2018, 154 :130-139
[3]  
[Anonymous], IET GENER TRANSM DIS
[4]   Tuning software phase-locked loop for series-connected converters [J].
Awad, H ;
Svensson, J ;
Bollen, MJ .
IEEE TRANSACTIONS ON POWER DELIVERY, 2005, 20 (01) :300-308
[5]   Performance improvement of a three-phase phase-locked-loop algorithm under utility voltage disturbances using non-autonomous adaptive filters [J].
Bacon, Vinicius Dario ;
Oliveira da Silva, Sergio Augusto .
IET POWER ELECTRONICS, 2015, 8 (11) :2237-2250
[6]   Variable-Structure Generalized Delayed Signal Cancellation PLL to Improve Convergence Time [J].
Batista, Ygo N. ;
de Souza, Helber E. P. ;
Neves, Francisco A. S. ;
Dias Filho, Roberto F. ;
Bradaschia, Fabricio .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (11) :7146-7150
[7]   A phase tracking system for three phase utility interface inverters [J].
Chung, SK .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (03) :431-438
[8]   A Method for Extracting the Fundamental-Frequency Positive-Sequence Voltage Vector Based on Simple Mathematical Transformations [J].
de Souza, Helber E. P. ;
Bradaschia, Fabricio ;
Neves, Francisco A. S. ;
Cavalcanti, Marcelo C. ;
Azevedo, Gustavo M. S. ;
de Arruda, Josue P. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (05) :1539-1547
[9]   A Digital Current Control Technique for Grid-Connected AC/DC Converters Used for Energy Storage Systems [J].
Eren, Suzan ;
Pahlevani, Majid ;
Bakhshai, Alireza ;
Jain, Praveen .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (05) :3970-3988
[10]   Three-Phase PLLs: A Review of Recent Advances [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vasquez, Juan C. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (03) :1894-1907