A New Disturb Free Programming Scheme in Scaled NAND Flash Memory

被引：0

作者：

Shirota, Riichiro ^{[1
]}

Huang, Chen-Hao ^{[2
]}

Arakawa, Hideki ^{[2
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect Engn, Dept Elect Engn, 1001 Univ Rd, Hsinchu 300, Taiwan

[2] Power Technol Corp, Technol Dev Ctr, Hsinchu 300, Taiwan

来源：

2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

New programming scheme is proposed to improve the program disturb characteristics in NAND Flash memory named Program Disturb Free Scheme (PDFS), which is executed by removing excess electrons from the channel and source/drain into bit line or source line using drift-diffusion mechanism, and also by recombining electrons in the surface states with accumulated holes before programming. Thus, no excess electron exists in the program inhibit cell string during programming, thereby program disturb can be suppressed drastically. By measuring 8Gbit NAND Flash memory with 50nm technology node, almost no Vt shift was observed even applying 30 times over programming (partial programming) in 2bit/cell operation. This universally applicable innovation is independent from generation of design rule. Therefore, new operation has broken new ground for the cell device engineering, especially for sub-30nm NAND which has seriously narrowed program operation margin.

引用

页数：4

共 11 条

[1]

Fukuda K., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P198, DOI 10.1109/ISSCC.2011.5746280

[2]

Jae-Duk Lee, 2006, 21st Non-Volatile Semiconductor Memory Workshop. (IEEE Cat. No. 06EX1246), P31, DOI 10.1109/.2006.1629481

[3] A 117-mm(2) 3.3-V only 128-Mb multilevel NAND flash memory for mass storage applications [J].

Jung, TS ;

Choi, YJ ;

Suh, KD ;

Suh, BH ;

Kim, JK ;

Lim, YH ;

Koh, YN ;

Park, JW ;

Lee, KJ ;

Park, JH ;

Park, KT ;

Kim, JR ;

Yi, JH ;

Lim, HK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) :1575-1583

[4]

Kamigaichi T, 2008, INT EL DEVICES MEET, P827

[5]

Ki-Tae Park, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P212, DOI 10.1109/ISSCC.2011.5746287

[6]

LEE CH, 2010, IEDM, P98

[7]

Prall K., 2010, IEDM, P102

[8] A novel isolation-scaling technology for NAND EEPROMs with the minimized program disturbance [J].

Satoh, S ;

Hagiwara, H ;

Tanzawa, T ;

Takeuchi, K ;

Shirota, R .

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :291-294

[9]

SHIROTA R, 2000, P NONV SEM MEM WORKS, P22

[10]

Tae-yun Kim, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P202, DOI 10.1109/ISSCC.2011.5746282

← 1 2 →