共 50 条
- [21] STRUCTURE OF CLEAN III-V SEMICONDUCTOR SURFACES JOURNAL DE PHYSIQUE, 1989, 50 (C7): : C7119 - C7128
- [22] PASSIVATION OF III-V SEMICONDUCTOR SURFACES FOR GATE INSULATION OF MISFET TRANSISTORS - THE CASE OF INP SULFIDATION ANNALES DE CHIMIE-SCIENCE DES MATERIAUX, 1987, 12 (02): : 97 - 128
- [24] Novel planarization and passivation in the integration of III-V semiconductor devices OPTOELECTRONIC INTEGRATED CIRCUITS VI, 2004, 5356 : 81 - 91
- [26] Charge confining mechanisms in III-V semiconductor nanowires 2019 19TH INTERNATIONAL CONFERENCE ON NUMERICAL SIMULATION OF OPTOELECTRONIC DEVICES (NUSOD 2019), 2019, : 19 - 20
- [27] Charged steps on III-V compound semiconductor surfaces PHYSICAL REVIEW B, 1996, 53 (16): : 10894 - 10897
- [29] In situ cleaning/passivation of surfaces for contact technology on III-V materials 2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 107 - 109