C-axis aligned crystalline indium-gallium-zinc oxide (CAAC-IGZO) and high-k charge trapping film for flash memory application

被引:16
作者
Jeong, Soonoh [1 ]
Jang, Seokmin [1 ]
Han, Hoonhee [1 ]
Kim, Hyeontae [1 ]
Choi, Changhwan [1 ]
机构
[1] Hanyang Univ, Div Mat Sci & Engn, Seoul 04763, South Korea
关键词
CAAC-IGZO; Metal-induced crystallization; Charge trap memory; Thin film transistor; NONVOLATILE MEMORY; NAND; TRANSISTORS;
D O I
10.1016/j.jallcom.2021.161440
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
C-axis aligned crystalline indium-gallium-zinc oxide (CAAC-IGZO) was obtained using tantalum (Ta) induced crystallization with appropriate post-annealing and applied as a channel of the thin film transistor (TFT) flash memory device. Atomic layer deposited Al2O3, HfO2, and Al2O3 thin films were used for the blocking layer (BL), charge trap layer (CTL) and tunneling layer (TL), respectively. X-ray diffraction (XRD) and high-resolution transmission electron microscopy (HRTEM) analysis show the formation of a CAAC-IGZO layer with a (009) peak on the c-axis. Compared with a device using amorphous IGZO (a-IGZO) material as a channel, a device using CAAC-IGZO as a channel material shows improved transistor characteristics with low threshold voltage, low subthreshold swing, high field effect mobility, and high on-current to off-current ratio (ION/OFF). In the program/erase (P/E) characterization, CAAC-IGZO channel device (Delta VTH = 1.0 V) has a larger memory window than a-IGZO channel device (Delta VTH = 0.5 V). The retention and endurance characteristics of the CAAC-IGZO device were obtained up to 104 s and 103 cycles, respectively, without any noticeable degradation. It is believed that the proposed CAAC-IGZO material could be considered as an alternative to the poly-Si material having defects due to the grain-boundaries. (c) 2021 Elsevier B.V. All rights reserved.
引用
收藏
页数:7
相关论文
共 31 条
[21]  
Parat K, 2018, INT EL DEVICES MEET
[22]   The Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization using a Tantalum Catalytic Layer [J].
Shin, Yeonwoo ;
Kim, Sang Tae ;
Kim, Kuntae ;
Kim, Mi Young ;
Oh, Saeroonter ;
Jeong, Jae Kyeong .
SCIENTIFIC REPORTS, 2017, 7
[23]   Al2O3/HfO2 Multilayer High-k Dielectric Stacks for Charge Trapping Flash Memories [J].
Spassov, Dencho ;
Paskaleva, Albena ;
Krajewski, Tomasz A. ;
Guziewicz, Elzbieta ;
Luka, Grzegorz ;
Ivanov, Tzvetan .
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2018, 215 (16)
[24]   Statistical characterization of vertical poly-Si channel using charge pumping technique for 3D flash memory optimization [J].
Tang, Baojun ;
Toledano-Luque, M. ;
Zhang, W. D. ;
Van den Bosch, G. ;
Degraeve, R. ;
Zhang, J. F. ;
Van Houdt, J. .
MICROELECTRONIC ENGINEERING, 2013, 109 :39-42
[25]   A drain leakage phenomenon in poly silicon channel 3D NAND flash caused by conductive paths along grain boundaries [J].
Wang, Bo ;
Gao, Bin ;
Wu, Huaqiang ;
Qian, He .
MICROELECTRONIC ENGINEERING, 2018, 192 :66-69
[26]  
Wu S.H., 2017, P S VLSI CIRC, pT166
[27]   Nonvolatile Transistor Memory Based on a High-k Dielectric Polymer Blend for Multilevel Data Storage, Encryption, and Protection [J].
Wu, Xiaosong ;
Feng, Shiyu ;
Shen, Jinghui ;
Huang, Wei ;
Li, Cong ;
Li, Caicong ;
Sui, Yuan ;
Huang, Weiguo .
CHEMISTRY OF MATERIALS, 2020, 32 (08) :3641-3650
[28]  
Yamazaki S., 2016, Physics and technology of crystalline oxide semiconductor CAAC-IGZO: Fundamentals
[29]   Temperature Dependence According to Grain Boundary Potential Barrier Variation in Vertical NAND Flash Cell with Polycrystalline-Silicon Channel [J].
Yang, Hyung Jun ;
Oh, Young Taek ;
Kim, Kyu Beom ;
Kweon, Jun Young ;
Lee, Gae Hun ;
Choi, Eun Seok ;
Park, Sung Kye ;
Song, Yun Heub .
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (04) :2628-2632
[30]   Review on Non-Volatile Memory with High-k Dielectrics: Flash for Generation Beyond 32 nm [J].
Zhao, Chun ;
Zhao, Ce Zhou ;
Taylor, Stephen ;
Chalker, Paul R. .
MATERIALS, 2014, 7 (07) :5117-5145