Turning Coders into Makers: The Promise of Embedded Design Generation

被引:47
作者
Ramesh, Rohit [1 ]
Lin, Richard [2 ]
Iannopollo, Antonio [2 ]
Sangiovanni-Vincentelli, Alberto [2 ]
Hartmann, Bjorn [2 ]
Dutta, Prabal [2 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
[2] Univ Calif Berkeley, Berkeley, CA 94720 USA
来源
PROCEEDINGS SCF 2017: ACM SYMPOSIUM ON COMPUTATIONAL FABRICATION | 2017年
基金
美国国家科学基金会;
关键词
Type System; Synthesis; Embedded Design; Makers; Satisfiability Modulo Theorem; Software Defined Hardware;
D O I
10.1145/3083157.3083159
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
As personal fabrication becomes increasingly accessible and popular, a larger number of makers, many without formal training, are dabbling in embedded and electronics design. However, existing general-purpose, board-level circuit design techniques do not share desirable properties of modern software development, like rich abstraction layers and automated compiler checks, which facilitate powerful tools that ultimately lower the barrier to entry for programming, by allowing a higher level of design-separating specification from implementation-and providing automated guidance and feedback. In this paper, we present a novel methodology for embedded design generation that allows the generation of complete designs from high-level specifications. We present an implementation capable of synthesizing a variety of examples to show that our approach is viable. Starting from user-specified requirements and a library of available components, our tool encodes the design space as a system of constraints. Off-the-shelf solvers then reason over these constraints to create a block diagram with sufficient information to generate the device firmware and circuit netlist.
引用
收藏
页数:10
相关论文
共 19 条
[1]  
[Anonymous], 2016, DESIGN ENV RAPID SPE, DOI DOI 10.1007/978-3-319-23778-7_29
[2]  
Bachrach J, 2016, 2016 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS 2016), P2230, DOI 10.1109/IROS.2016.7759349
[3]  
Bezzo Nicola, 2015, ASME 2015 INT DES EN
[4]  
Conchon Sylvain, 2017, SMTCOMP 2016 MARCH
[5]   METROII: A Design Environment for Cyber-Physical Systems [J].
Davare, Abhijit ;
Densmore, Douglas ;
Guo, Liangpeng ;
Passerone, Roberto ;
Sangiovanni-Vincentelli, Alberto L. ;
Simalatsar, Alena ;
Zhu, Qi .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
[6]   Z3: An efficient SMT solver [J].
de Moura, Leonardo ;
Bjorner, Nikolaj .
TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 2008, 4963 :337-340
[7]  
EDASolver, 2016, EDASOLVER WELC FUNCT
[8]   Synthesis of Loop-free Programs [J].
Gulwani, Sumit ;
Jha, Susmit ;
Tiwari, Ashish ;
Venkatesan, Ramarathnam .
ACM SIGPLAN NOTICES, 2011, 46 (06) :62-73
[9]   Complete Completion using Types and Weights [J].
Gvero, Tihomir ;
Kuncak, Viktor ;
Kuraj, Ivan ;
Piskac, Ruzica .
ACM SIGPLAN NOTICES, 2013, 48 (06) :27-38
[10]  
Heule Marijin, 2016, INT SAT COMP WEP