Functional Model of Carbon Nanotube Programmable Resistors for Hybrid Nano/CMOS Circuit Design

被引:0
|
作者
Zhao, Weisheng [1 ]
Agnus, Guillaume [2 ]
Derycke, Vincent [2 ]
Filoramo, Ariana [2 ]
Gamrat, Christian [1 ]
Bourgoin, Jean-Philippe [2 ]
机构
[1] CEA LIST, Embedded Comp Lab, Point Courrier 94, F-91191 Gif Sur Yvette, France
[2] CEA, Lab Elect Moleculaire, IRAMIS,CNRS URA 2464, Serv Phy lEtat Condencse, Gif Sur Yvette, France
来源
NANO-NET | 2009年 / 20卷
关键词
Functional Modelling; Carbon Nanotube; Hybrid Nano/CMOS circuits; OG-CNTFET; Verilog-A; TRANSISTORS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Hybrid Nano (e.g. Nanotube and Nanowire) /CMOS circuits combine both the advantages of Nano-devices and CMOS technologies; they have thus become the most promising candidates to relax the intrinsic drawbacks of CMOS circuits beyond Moore's law. A functional simulation model for an hybrid Nano/CMOS design is presented in this paper. It is based on Optically Gated Carbon NanoTube Field Effect Transistors (OG-CNTFET), which can be used as 2-terminal programmable resistors. Their resistance can be adjusted precisely, reproducibly and in a non-volatile way, over three orders of magnitude. These interesting behaviors of OG-CNTFET promise great potential for developing the non-volatile memory and neuromorphic adaptive computing circuits. The model is developed in Verilog-A language and implemented on Cadence Virtuoso platform with Spectre 5.1.41 simulator. Many experimental parameters are included in this model to improve the simulation accuracy.
引用
收藏
页码:105 / +
页数:3
相关论文
共 37 条
  • [1] Behavorial Model of Carbon Nanotube Programmable Resistors
    Zhao, WeiSheng
    Gamrat, Christian
    Agnus, Guillaume
    Derycke, Vincent
    Filoramo, Arianna
    Bourgoin, Jean-Philipe
    2009 9TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2009, : 713 - 716
  • [2] Carbon Nanotube Transistor Compact Model for Circuit Design and Performance Optimization
    Deng, Jie
    Lin, Albert
    Wan, Gordon C.
    Wong, H. -S. Philip
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 4 (02)
  • [3] A more accurate circuit model for CMOS Hall cross with non-linear resistors and JFETs
    Lyu, Fei
    Zhu, Zhenduo
    Lu, Zhenfei
    Li, Li
    Sha, Jin
    Pan, Hongbing
    Bi, Yutong
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 524 - 527
  • [4] Hybrid Silicon CMOS-Carbon Nanotube Physically Unclonable Functions
    Armstrong, Darren
    Nasri, Bayan
    Karri, Ramesh
    Shahrjerdi, Davood
    2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
  • [5] Programmable Nano-Device Using a Nanocluster Encapsulated in a Carbon Nanotube via Resonant Frequencies
    Kang, Jeong Won
    Won, Chung Sang
    Kim, Ki-Sub
    Kwon, Oh Kuen
    Jeon, Hong Tae
    Hwang, Ho Jung
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2010, 57 (06) : 1644 - 1648
  • [6] Universal ternary logic circuit design through carbon nanotube technology
    Keshavarzian, Peiman
    Navi, Keivan
    INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2009, 6 (10-11) : 942 - 953
  • [8] A Robust Low Power Carbon Nanotube Sensor Interface Circuit in 180 nm CMOS Technology
    Ren, Saiyu
    Lee, George Yu-Heng
    IEEE SENSORS JOURNAL, 2013, 13 (12) : 4786 - 4795
  • [9] Modification of a carbon nanotube FET compact model for digital circuit simulation
    Cheng, Runhong
    Zhu, Yu
    Wu, Shuo
    Yu, Yan
    Gao, Junxiong
    Zhou, Wenli
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (08)
  • [10] Compact Modeling of Carbon Nanotube Thin Film Transistors for Flexible Circuit Design
    Shao, Leilai
    Huang, Tsung-Ching
    Lei, Ting
    Bao, Zhenan
    Beausoleil, Raymond
    Cheng, Kwang-Ting
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 491 - 496