(INVITED) deep-submicron digital CMOS potentialities for millimeter-wave applications

被引：0

作者：

Cathelin, Andreia ^{[1
]}

Martineau, Baudouin ^{[1
]}

Seller, Nicolas ^{[1
]}

Gianesello, Frederic ^{[1
]}

Raynaud, Christine ^{[1
]}

Belot, Didier ^{[1
]}

机构：

[1] FTM, STMicroelect, F-38926 Crolles, France

来源：

2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2 | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the potentialities of deep submicron CMOS technologies for millimeter-wave applications. The target applications are firstly overviewed. Then, the nanometer bulk and SOI CMOS technology offer is presented, presenting integration solutions that take benefit of the intrinsic performances of the active device while minimizing the loss effects introduced by the BEOL. Finally, perspectives regarding future challenges in terms of system integration are discussed.

引用

页码：43 / 46

页数：4

共 50 条

[41] APPLICATIONS OF MILLIMETER-WAVE IMAGING
HOLLINGER, JP
PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1985, 544 : 118 - 124
[42] Challenges to accuracy for the design of deep-submicron RF-CMOS circuits
Yoshitomi, Sadayuki
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 438 - 441
[43] Gate delay time evaluation structure for deep-submicron CMOS LSIs
Nishimura, K
Urano, M
Ino, M
Takeya, K
Ishihara, T
Kado, Y
Inokawa, H
ICMTS 1996 - 1996 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, 1996, : 135 - 138
[44] An evaluation of deep-submicron CMOS design optimized for operation at 77 K
Foty, Daniel
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 49 (02) : 97 - 105
[45] Degradation of CMOS image sensors in deep-submicron technology due to γ-irradiation
Rao, Padmakumar R.
Wang, Xinyang
Theuwissen, Albert J. P.
SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1407 - 1413
[46] Estimation of the defective IDDQ caused by shorts in deep-submicron CMOS ICs
Rodriguez-Montanes, R
Figueras, J
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 490 - 494
[47] An evaluation of deep-submicron CMOS design optimized for operation at 77 K
Daniel Foty
Analog Integrated Circuits and Signal Processing, 2006, 49 : 97 - 105
[48] FABRICATION AND DELAY-TIME ANALYSIS OF DEEP-SUBMICRON CMOS DEVICES
NARA, Y
DEURA, M
GOTO, K
YAMAZAKI, T
FUKANO, T
SUGII, T
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (03) : 293 - 298
[49] DEEP-SUBMICRON CMOS WARMS UP TO HIGH-SPEED LOGIC
MASAKI, A
IEEE CIRCUITS AND DEVICES MAGAZINE, 1992, 8 (06): : 18 - 24
[50] Dual-metal gate technology for deep-submicron CMOS transistors
Lu, Q
Yee, YC
Ranade, P
Takeuchi, H
King, TJ
Hu, CM
Song, SC
Luan, HF
Kwong, DL
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 72 - 73

← 1 2 3 4 5 →