A Pulse Frequency Modulation Interpretation of VCOs Enabling VCO-ADC Architectures With Extended Noise Shaping

被引:50
作者
Gutierrez, Eric [1 ]
Hernandez, Luis [1 ]
Cardes, Fernando [1 ]
Rombouts, Pieter [2 ]
机构
[1] Carlos III Univ Madrid, Elect Technol Dept, Madrid 28911, Spain
[2] Univ Ghent, Elect & Informat Syst Dept, B-9052 Ghent, Belgium
关键词
Delta Sigma modulation; data conversion; voltage controlled oscillators; pulse frequency modulation; time encoding; DELTA-SIGMA ADC; QUANTIZATION NOISE; MHZ BANDWIDTH; DESIGN; LINEARIZATION;
D O I
10.1109/TCSI.2017.2737830
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose to study voltage controlled oscillators (VCOs) based on the equivalence with pulse frequency modulators (PFMs). This approach is applied to the analysis of VCO-based analog-to-digital converters (VCO-ADCs) and deviates significantly from the conventional interpretation, where VCO-ADCs have been described as the first-order Delta Sigma modulators. A first advantage of our approach is that it unveils systematic error components not described by the equivalence with a conventional Delta Sigma modulator. A second advantage is that, by a proper selection of the pulses generated by the PFM, we can theoretically construct an open loop VCO-ADC with an arbitrary noise shaping order. Unfortunately, with the exception of the first-order noise shaping case, the required pulse waveforms cannot easily be implemented on the circuit level. However, we describe circuit techniques to achieve a good approximation of the required pulse waveforms, which can easily be implemented by practical circuits. Finally, our approach enables a straightforward description of multistage Delta Sigma modulator architectures, which is an alternative and practically feasible way to realize a VCO-ADC with extended noise shaping.
引用
收藏
页码:444 / 457
页数:14
相关论文
共 46 条
[1]  
[Anonymous], ADC performance survey 1997-2023
[2]   AN ANALYSIS OF NONLINEAR BEHAVIOR IN DELTA-SIGMA MODULATORS [J].
ARDALAN, SH ;
PAULOS, JJ .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (06) :593-603
[3]   Design of a low-voltage op-amp-less ASDM to linearise VCO-ADC [J].
Babaie-Fishani, A. ;
Rombouts, P. .
ELECTRONICS LETTERS, 2016, 52 (11) :911-912
[4]   Highly linear VCO for use in VCO-ADCs [J].
Babaie-Fishani, A. ;
Rombouts, P. .
ELECTRONICS LETTERS, 2016, 52 (04) :268-269
[5]   True high-order VCO-based ADC [J].
Babaie-Fishani, A. ;
Rombouts, P. .
ELECTRONICS LETTERS, 2015, 51 (01) :23-U53
[6]   A Mostly Digital VCO-Based CT-SDM With Third-Order Noise Shaping [J].
Babaie-Fishani, Amir ;
Rombouts, Pieter .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (08) :2141-2153
[8]   A cascaded continuous-time ΣΔ modulator with 67-dB dynamic range in 10-MHz bandwidth [J].
Breems, LJ ;
Rutten, R ;
Wetzker, G .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) :2152-2160
[9]   A 0.02mm2 65nm CMOS 30MHz BW All-Digital Differential VCO-based ADC with 64dB SNDR [J].
Daniels, Jorg ;
Dehaene, Wim ;
Steyaert, Michiel ;
Wiesbauer, Andreas .
2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, :155-+
[10]   A 43-mW MASH 2-2 CT ΣΔ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS [J].
Edward, Alexander ;
Liu, Qiyuan ;
Briseno-Vidrios, Carlos ;
Kinyua, Martin ;
Soenen, Eric G. ;
Karsilayan, Aydin Ilker ;
Silva-Martinez, Jose .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (02) :448-459