On-line pruning of ZBDD for path delay fault coverage calculation

被引:1
|
作者
Kocan, F [1 ]
Gunes, MH
Kurt, A
机构
[1] So Methodist Univ, Dept Comp Sci & Engn, Dallas, TX 75275 USA
[2] Fatih Univ, Dept Comp Engn, Istanbul, Turkey
关键词
path delay fault; simulation; on-line pruning; ZBDD;
D O I
10.1093/ietisy/e88-d.7.1381
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Zero-suppressed BDDs (ZBDDs) have been used in the nonenumerative path delay fault (PDF) grading of VLSI circuits. One basic and one cut-based grading algorithm are proposed to grade circuits with polynomial and exponential number of PDFs, respectively. In this article, we present a new ZBDD-based basic PDF grading algorithm to enable grading of some circuits with exponential number of PDFs without using the cut-based algorithm. The algorithm overcomes the memory overflow problems by dynamically pruning the ZBDD at run-time. This new algorithm may give exact or pessimistic coverage depending on the statuses of the pruned nodes. Furthermore, we re-assess the performance of the static variable ordering heuristics in ZBDDs for PDF coverage calculation [1]. The proposed algorithm combined with the efficient static variable ordering heuristics can avoid ZBDD size explosion in many circuits. Experimental results for ISCAS85 benchmarks show that the proposed algorithm efficiently grades circuits.
引用
收藏
页码:1381 / 1388
页数:8
相关论文
共 50 条
  • [1] On the ZBDD-based nonenumerative path delay fault coverage calculation
    Kocan, F
    Gunes, MH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) : 1137 - 1143
  • [2] Exact path delay fault coverage with fundamental ZBDD operations
    Padmanaban, S
    Michael, MK
    Tragoudas, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (03) : 305 - 316
  • [3] Exact Path Delay Fault Coverage Calculation of Partitioned Circuits
    Kocan, Fatih
    Li, Lun
    Saab, Daniel G.
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (06) : 858 - 864
  • [4] Static variable ordering in ZBDDs for path delay fault coverage calculation
    Kocan, F
    Gunes, M
    Thornton, MA
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 497 - 500
  • [5] Line coverage of path delay faults
    Majhi, AK
    Agrawal, VD
    Jacob, J
    Patnaik, LM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) : 610 - 614
  • [6] A new method for improving path delay fault coverage
    Bateni, Z.
    Pedram, H.
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY TRANSACTION B-ENGINEERING, 2006, 30 (B2): : 199 - 206
  • [7] Path delay fault diagnosis and coverage - A metric and an estimation technique
    Sivaraman, M
    Strojwas, AJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 440 - 457
  • [8] A statistical fault coverage metric for realistic path delay faults
    Qiu, WQ
    Lu, X
    Wang, J
    Li, Z
    Walker, DMH
    Shi, WP
    22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 37 - 42
  • [9] Color counting and its application to path delay fault coverage
    Deodhar, J
    Tragoudas, S
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 378 - 383
  • [10] Nonenumerative path delay fault coverage estimation with optimal algorithms
    Kagaris, D
    Tragoudas, S
    Karayiannis, D
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 366 - 371