A 2.5-Gb/s half-rate clock and data recovery circuit with a digital quadricorrelator frequency detector

被引：1

作者：

Tang Shimin ^{[1
,2
]}

Chen Jihua ^{[2
]}

Chen Nuxing ^{[2
]}

Feng Yingjie ^{[2
]}

机构：

[1] Inst Southwest Elect & Telecom, Chengdu 610041, Peoples R China

[2] Natl Univ Def Technol, Inst Microelect & MicroPro, Sch Comp, Changsha 410073, Peoples R China

来源：

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

CDR; half-rate; linear phase detector; DQFD; VCO;

D O I：

10.1109/ICASIC.2007.4415703

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 2.5-Gb/s clock and data recovery (CDR) circuit, which incorporates dual loop architecture with half-rate linear phase detector and digital quadricorrelator frequency detector (DQFD) was present in this paper. The circuit is implemented under 0.13 mu m CMOS process with the core chip area of 350 mu m* 110 mu m. The hspice simulation results show that the center frequency of the voltage-controlled oscillator (VCO) is 1.25GHz, the lock time is less than 5 mu s, the operation range is from 2.20Gbps to 2.83Gbps, and the power consumption is about 15.2mW at supply voltage of 1.2v.

引用

页码：604 / 607

页数：4

共 50 条

[21] Design of half-rate linear phase detector using MOS current-mode logic gates for 10-Gb/s clock and data recovery circuit
Shin, JK
Yoo, TW
Lee, MS
7th International Conference on Advanced Communication Technology, Vols 1 and 2, Proceedings, 2005, : 205 - 210
[22] An Area- and Power-Efficient Half-Rate Clock and Data Recovery Circuit
Lee, Yen-Long
Chang, Soon-Jyh
Chu, Rong-Sing
Chen, Yen-Chi
Goh, Jih Ren
Huang, Chung-Ming
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2129 - 2132
[23] A 2.5-Gb/s multi-rate 0.25-μm CMOS clock and data recovery circuit utilizing a hybrid analog/digital loop filter and all-digital referenceless frequency acquisition
Perrott, Michael H.
Huang, Yunteng
Baird, Rex T.
Garlepp, Bruno W.
Pastorello, Douglas
King, Eric T.
Yu, Qicheng
Kasha, Dan B.
Steiner, Philip
Zhang, Ligang
Hein, Jerrell
Del Signore, Bruce
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2930 - 2944
[24] A 2.5Gb/s Oversampling Clock and Data Recovery Circuit with Frequency Calibration Technique
Wu, Kai Pong
Yang, Ching-Yuan
Lin, Jung-Mao
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1356 - +
[25] A 2.5 Gb/s, low power clock and data recovery circuit
Du, Qingjin
Zhuang, Jingcheng
Kwasniewski, Tad
2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 526 - 529
[26] An 8mW Frequency Detector for 10Gb/s Half-Rate CDR using Clock Phase Selection
Jalali, Mohammad Sadegh
Shivnaraine, Ravi
Sheikholeslami, Ali
Kibune, Masaya
Tamura, Hirotaka
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[27] A Half-rate Bang-bang Clock and Data Recovery Circuit for 56 Gb/s PAM4 Receiver in 65 nm CMOS
Yangdong, Xingjian
Hu, Qingsheng
Wang, Yan
2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 28 - 31
[28] A 200 Mb/s∼3.2 Gb/s referenceless clock and data recovery circuit with bidirectional frequency detector
Nguyen Huu Tho
Son, Kyung-Sub
Kang, Jin-Ku
IEICE ELECTRONICS EXPRESS, 2017, 14 (08):
[29] A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With 4x Oversampling
Lin, Jung-Mao
Yang, Ching-Yuan
Wu, Hsin-Ming
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 791 - 795
[30] A 2.5-Gb/s clock and data recovery IC with tunable jitter characteristics for use in LAN'S and WAN's
Kishine, K
Ishihara, N
Takiguchi, K
Ichino, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (06) : 805 - 812

← 1 2 3 4 5 →