Analysis of Error Floors of LDPC Codes under LP Decoding over the BSC

被引:1
|
作者
Chilappagari, Shashi Kiran [1 ]
Vasic, Bane [1 ]
Stepanov, Mikhail [2 ]
Chertkov, Michael [3 ]
机构
[1] Univ Arizona, Dept ECE, Tucson, AZ 85721 USA
[2] Univ Arizona, Dept Math, Tucson, AZ 85721 USA
[3] Los Alamos Natl Lab, Div Theoret, Los Alamos, NM 87545 USA
关键词
PARITY-CHECK CODES;
D O I
10.1109/ISIT.2009.5205739
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
consider Linear Programming (LP) decoding of a fixed Low-Density Parity-Check (LDPC) code over the Binary Symmetric Channel (BSC). The LP decoder fails when it outputs a pseudo-codeword which is not a codeword. We propose an efficient algorithm termed the Instanton Search Algorithm (ISA) which, given a random input, generates a set of flips called the BSC-instanton and prove that: (a) the LP decoder fails for any set of flips with support vector including an instanton; (b) for any input, the algorithm outputs an instanton in the number of steps upper-bounded by twice the number of flips in the input. We obtain the number of unique instantons of different sizes by running the ISA sufficient number of times. We then use the instanton statistics to predict the performance of the LP decoding over the BSC in the error floor region. We also propose an efficient semi-analytical method to predict the performance of LP decoding over a large range of transition probabilities of the BSC.
引用
收藏
页码:379 / +
页数:2
相关论文
共 50 条
  • [31] Mitigating Clipping Effects on Error Floors under Belief Propagation Decoding of Polar Codes
    Elkelesh, Ahmed
    Cammerer, Sebastian
    Ebada, Moustafa
    ten Brink, Stephan
    2017 INTERNATIONAL SYMPOSIUM ON WIRELESS COMMUNICATION SYSTEMS (ISWCS), 2017, : 384 - 389
  • [32] Impact of redundant checks on the LP decoding thresholds of LDPC codes
    Bazzi, Louay
    Audah, Hani
    2015 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), 2015, : 411 - 415
  • [33] Asynchronous Decoding of LDPC Codes over BEC
    Haghighatshoar, Saeid
    Karbasi, Amin
    Salavati, Amir Hesam
    2015 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), 2015, : 2678 - 2682
  • [34] Block error iterative decoding capacity for LDPC codes
    Jin, H
    Richardson, T
    2005 IEEE International Symposium on Information Theory (ISIT), Vols 1 and 2, 2005, : 52 - 56
  • [35] Integrated Parallel Interleaved Concatenation for Lowering Error Floors of LDPC Codes
    Kokubun, Naoaki
    Uchikawa, Hironori
    2016 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, 2016, : 3013 - 3017
  • [36] Quasi-cyclic generalized LDPC codes with low error floors
    Liva, Gianluigi
    Ryan, William E.
    Chiani, Marco
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2008, 56 (01) : 49 - 57
  • [37] Regular {4,8} LDPC codes and their low error floors
    Cole, Chad A.
    Wilson, Stephen G.
    Hall, Eric. K.
    Giallorenzi, Thomas R.
    MILCOM 2006, VOLS 1-7, 2006, : 1663 - +
  • [38] Error Floors in LDPC Codes: Fast Simulation, Bounds and Hardware Emulation
    Lee, Pamela
    Dolecek, Lara
    Zhang, Zhengya
    Anantharam, Venkat
    Nikolic, Borivoje
    Wainwright, Martin J.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-6, 2008, : 444 - +
  • [39] Predicting Error Floors of Structured LDPC Codes: Deterministic Bounds and Estimates
    Dolecek, Lara
    Lee, Pamela
    Zhang, Zhengya
    Anantharam, Venkat
    Nikolic, Borivoje
    Wainwright, Martin
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2009, 27 (06) : 908 - 917
  • [40] Lowering Error Floors of Systematic LDPC Codes Using Data Shortening
    Kim, Sung-Rae
    Shin, Dong-Joon
    IEEE COMMUNICATIONS LETTERS, 2013, 17 (12) : 2348 - 2351