Analysis of Error Floors of LDPC Codes under LP Decoding over the BSC

被引:1
|
作者
Chilappagari, Shashi Kiran [1 ]
Vasic, Bane [1 ]
Stepanov, Mikhail [2 ]
Chertkov, Michael [3 ]
机构
[1] Univ Arizona, Dept ECE, Tucson, AZ 85721 USA
[2] Univ Arizona, Dept Math, Tucson, AZ 85721 USA
[3] Los Alamos Natl Lab, Div Theoret, Los Alamos, NM 87545 USA
关键词
PARITY-CHECK CODES;
D O I
10.1109/ISIT.2009.5205739
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
consider Linear Programming (LP) decoding of a fixed Low-Density Parity-Check (LDPC) code over the Binary Symmetric Channel (BSC). The LP decoder fails when it outputs a pseudo-codeword which is not a codeword. We propose an efficient algorithm termed the Instanton Search Algorithm (ISA) which, given a random input, generates a set of flips called the BSC-instanton and prove that: (a) the LP decoder fails for any set of flips with support vector including an instanton; (b) for any input, the algorithm outputs an instanton in the number of steps upper-bounded by twice the number of flips in the input. We obtain the number of unique instantons of different sizes by running the ISA sufficient number of times. We then use the instanton statistics to predict the performance of the LP decoding over the BSC in the error floor region. We also propose an efficient semi-analytical method to predict the performance of LP decoding over a large range of transition probabilities of the BSC.
引用
收藏
页码:379 / +
页数:2
相关论文
共 50 条
  • [21] Error Exponents of LDPC Codes under Low-Complexity Decoding
    Rybin, Pavel
    Andreev, Kirin
    Zyablov, Victor
    ENTROPY, 2021, 23 (02) : 1 - 15
  • [22] LP Decoding of Regular LDPC Codes in Memoryless Channels
    Halabi, Nissim
    Even, Guy
    2010 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, 2010, : 744 - 748
  • [23] LP Decoding of Regular LDPC Codes in Memoryless Channels
    Halabi, Nissim
    Even, Guy
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2011, 57 (02) : 887 - 897
  • [24] Multi-Stage Decoding Scheme with Post-Processing for LDPC Codes to Lower the Error Floors
    Shin, Beomkyu
    Park, Hosung
    No, Jong-Seon
    Chung, Habong
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2011, E94B (08) : 2375 - 2377
  • [25] Instanton-Based Techniques for Analysis and Reduction of Error Floors of LDPC Codes
    Chilappagari, Shashi Kiran
    Chertkov, Michael
    Stepanov, Mikhail G.
    Vasic, Bane
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2009, 27 (06) : 855 - 865
  • [26] Analysis and design of moderate length regular LDPC codes with low error floors
    Cole, Chad A.
    Wilson, Stephen G.
    Hall, Eric. K.
    Giallorenzi, Thomas R.
    2006 40TH ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1-4, 2006, : 823 - 828
  • [27] LDPC Codes and Iterative Decoding over Symbol-Tuple Error Channels
    Kasai, Keota
    Hirotomo, Masaoori
    Morii, Masakatu
    2016 9TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND ITERATIVE INFORMATION PROCESSING (ISTC), 2016, : 276 - 279
  • [28] Decoding Algorithm of LDPC codes for Cascaded BSC-AWGN channels
    Phakphisut, Watid
    Supnithi, Pornchai
    2014 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2014,
  • [29] Lowering Error Floors in Stochastic Decoding of LDPC Codes Based on Wire-Delay Dependent Asynchronous Updating
    Onizawa, Naoya
    Gross, Warren J.
    Hanyu, Takahiro
    Gaudet, Vincent C.
    2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 254 - 259
  • [30] Impact of Redundant Checks on the LP Decoding Thresholds of LDPC Codes
    Bazzi, Louay
    Audah, Hani
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2015, 61 (05) : 2240 - 2255