Multiply-Accumulate Enhanced BDD-based Logic Synthesis on RRAM Crossbars

被引:0
作者
Froehlich, Saman [1 ]
Shirinzadeh, Saeideh [2 ]
Drechsler, Rolf [2 ]
机构
[1] DFKI GmbH, Cyber Phys Syst, Kaiserslautern, Germany
[2] Univ Bremen, Grp Comp Architecture, Bremen, Germany
来源
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2020年
关键词
D O I
10.1109/iscas45731.2020.9180874
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Resistive random access memory (RRAM) is a nonvolatile memory technology which allows to perform computations in both digital and analog circuits. Multiply-Accumulate (MAC) is an analog column-based operation enabled on RRAM crossbars providing high efficiency to perform complex matrix vector multiplications, which is attractive for neural network accelerators. However, the analog computational capability of RRAM devices has not been yet utilized for logic synthesis. In this paper, we show how a synthesis approach based on binary decision diagrams (BDD) can efficiently exploit efficient MAC computation enabled by RRAM. The proposed approach highly benefits from a symmetric structure of Boolean functions. Therefore, a design methodology is presented which optimizes and approximates BDDs under provided error thresholds to maximize efficiency of synthesized logic circuits under negligible loss of accuracy. In the experiments, we show that our proposed synthesis approach allows for an average reduction of up to 47% in the number of operations and up to 66% in the number of required devices compared to state-of-the art methods, even without approximation. Using approximation, we can further reduce the number of required devices.
引用
收藏
页数:5
相关论文
共 18 条
[1]  
Bernasconi A, 2019, DES AUT TEST EUROPE, P1655, DOI [10.23919/date.2019.8715286, 10.23919/DATE.2019.8715286]
[2]  
Chakraborti S, 2014, INT DES TEST SYMP, P136, DOI 10.1109/IDT.2014.7038601
[3]   MEMRISTIVE DEVICES AND SYSTEMS [J].
CHUA, LO ;
KANG, SM .
PROCEEDINGS OF THE IEEE, 1976, 64 (02) :209-223
[4]  
Frerix S., 2019, NANOARCH
[5]  
Gaillardon PE, 2016, DES AUT TEST EUROPE, P427
[6]  
Haensch W, 2018, INT EL DEVICES MEET
[7]  
Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
[8]  
Lai YA, 2018, DES AUT TEST EUROPE, P773, DOI 10.23919/DATE.2018.8342111
[9]  
Lee S, 2017, DES AUT TEST EUROPE, P187, DOI 10.23919/DATE.2017.7926980
[10]   Reliability of CMOS integrated memristive HfO2 arrays with respect to neuromorphic computing [J].
Mahadevaiah, M. K. ;
Perez, E. ;
Wenger, Ch. ;
Grossi, A. ;
Zambelli, C. ;
Olivo, P. ;
Zahari, F. ;
Kohlstedt, H. ;
Ziegler, M. .
2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,