共 50 条
- [42] 300 μm DEEP THROUGH SILICON VIA IN LASER-ABLATED CMOS MULTI-PROJECT WAFER FOR COST-EFFECTIVE DEVELOPMENT OF INTEGRATED MEMS 30TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2017), 2017, : 744 - 748
- [45] Dielectric Quality of 3D Capacitor Embedded in Through-Silicon Via (TSV) 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1158 - 1163
- [46] Effect of Pretreatment on Copper Filling of High Aspect Ratio Through-Silicon Via (TSV) 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 672 - 675
- [47] Thermal performance of 3D IC integration with Through-Silicon Via (TSV) Chien, H.-C. (Jack_Chien@itri.org.tw), 1600, IMAPS-International Microelectronics and Packaging Society (09):
- [48] Combination of Electrical and Thermo-Mechanical Impacts of Through-Silicon Via (TSV) On Transistor 2017 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS (ICEAA), 2017, : 881 - 884
- [49] Impact of Material and Microstructure on Thermal Stresses and Reliability of Through-Silicon Via (TSV) Structures PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,