A 0.9-V 60-μW 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range

被引:124
|
作者
Roh, Jeongjin [1 ]
Byun, Sanho [2 ]
Choi, Youngkil [1 ]
Roh, HyLingdong [1 ]
Kim, Yi-Gyeong [3 ]
Kwon, Jong-Kee [3 ]
机构
[1] Hanyang Univ, Dept Elect Engn, Ansan 426791, South Korea
[2] Samsung Elect Corp, Giheung 446711, South Korea
[3] Elect & Telecommun Res Inst, Taejon 305700, South Korea
关键词
low power; low voltage; operational transconductance amplifier; sigma-delta modulation; switched capacitator circuits;
D O I
10.1109/JSSC.2007.914266
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 0.9-V 60-mu W delta-sigma modulator is designed using standard CMOS 0.13-mu m technology. The modulator achieves 83-dB dynamic range in a signal bandwidth of 20 kHz with a sampling frequency of 2 MHz. The input-feedforward architecture is used to reduce the voltage swing of the integrators, which enables low-power amplifiers. By considering the characteristics of the modulator architecture, low-quiescent operational transconductance amplifiers are designed, which use positive feedback to increase dc gain. The designed modulator shows very high figure of merit among the state-of-the-art sub-I-V modulators.
引用
收藏
页码:361 / 370
页数:10
相关论文
共 32 条
  • [21] A 0.9-V DAC-Calibration-Free Continuous-Time Incremental Delta-Sigma Modulator Achieving 97-dB SFDR at 2 MS/s in 28-nm CMOS
    Mokhtar, Mohamed A.
    Abdelaal, Ahmed
    Sporer, Markus
    Becker, Joachim
    Kauffman, John G.
    Ortmanns, Maurits
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (11) : 3407 - 3417
  • [22] A 1 V 92 dB SNDR 10 kHz Bandwidth Second-Order Asynchronous Delta-Sigma Modulator for Biomedical Signal Processing
    Kledrowetz, Vilem
    Fujcik, Lukas
    Prokop, Roman
    Haze, Jiri
    SENSORS, 2020, 20 (15) : 1 - 13
  • [23] Reduced complexity 1-bit high-order digital delta-sigma modulator for low-voltage fractional-N frequency synthesis applications
    Bornoosh, B
    Afzali-Kusha, A
    Dehghani, R
    Mehrara, M
    Atarodi, SM
    Nourani, M
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (05): : 471 - 477
  • [24] A 0.9-V 100-μW Feedforward Adder-Less Inverter-Based MASH ΔΣ Modulator With 91-dB Dynamic Range and 20-kHz Bandwidth
    Honarparvar, Mohammad
    de la Rosa, Jose M.
    Sawan, Mohamad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) : 3675 - 3687
  • [25] A 1-V, 82-dB, 2.5-MS/s, single loop, single bit delta-sigma modulator in 0.13-μm CMOS technology
    Tao, Yonghong
    Yao, Libin
    Lian, Yong
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (02) : 171 - 178
  • [26] A 1-V, 82-dB, 2.5-MS/s, single loop, single bit delta-sigma modulator in 0.13-μm CMOS technology
    Yonghong Tao
    Libin Yao
    Yong Lian
    Analog Integrated Circuits and Signal Processing, 2012, 71 : 171 - 178
  • [27] A 1-V 175-μ W 94.6-dB SNDR 25-kHz Bandwidth Delta-Sigma Modulator Using Segmented Integration Techniques
    Liao, Sheng-Hui
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (09) : 2523 - 2531
  • [28] A 0.9-V Calibration-Free 97dB-SFDR 2-MS/s Continuous-Time Incremental Delta-Sigma ADC Utilizing Variable Bit-Width Quantizer in 28nm CMOS
    Mokhtar, Mohamed A.
    Abdelaal, Ahmed
    Sporer, Markus
    Becker, Joachim
    Kauffman, John G.
    Ortmanns, Maurits
    2021 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2021,
  • [29] A 96dB Dynamic Range 2kHz Bandwidth 2nd Order Delta-Sigma Modulator Using Modified Feed-Forward Architecture With Delayed Feedback
    Han, Ju-Hye
    Cho, Kang-Il
    Kim, Ho-Jin
    Boo, Jun-Ho
    Kim, Jae Sang
    Ahn, Gil-Cho
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (05) : 1645 - 1649
  • [30] A 1-V 90.3-dB DR 100-kHz BW 4th-Order Single Bit Sigma-Delta Modulator in 40-nm CMOS Technology
    Chen, Xiao
    Wang, Zhi-Gong
    Li, Fei
    2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 38 - 41