Re-using clock management unit to implement power Gating and retention for leakage reduction at the 65-nm technology node

被引：0

作者：

Royannez, P. ^{[1
]}

Jumel, F. ^{[1
]}

Mair, H. ^{[1
]}

Scott, D. ^{[1
]}

Rachidi, A. Er ^{[1
]}

Lagerquist, R. ^{[1
]}

Chau, M. ^{[1
]}

Gururajarao, S. ^{[1
]}

Thiruvengadam, S. ^{[1
]}

Clinton, M. ^{[1
]}

Menezes, V. ^{[1
]}

Hollingsworth, R. ^{[1
]}

Vaccani, J. ^{[1
]}

Piacibello, F. ^{[1
]}

Culp, N. ^{[1
]}

Rosal, J. ^{[1
]}

Ball, M. ^{[1
]}

Ben-Amar, F. ^{[1
]}

Bouetel, L. ^{[1
]}

Domerego, O. ^{[1
]}

Lachese, J. L. ^{[1
]}

Fournet-Fayard, C. ^{[1
]}

Ciroux, J. ^{[1
]}

Raibaut, C. ^{[1
]}

Ko, U. ^{[1
]}

机构：

[1] Texas Instruments Inc, 821 Ave Jack Kilby,BP 5, F-06270 Villeneuve Loubet, France

来源：

2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS | 2007年

关键词：

leakage power management; wireless SoC;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Leakage power management, wireless SoC In this paper we present a leakage management system which takes advantage of the existing clock gating infrastructure. This methodology avoids both RTL and software changes, at the block and chip level. We illustrate this approach with a 65-nm digital base band modem while achieving standby leakage in the 100-uA range and overall 1200X leakage reduction including process, circuit and system optimization.

引用

页码：37 / +

页数：2

共 25 条

[1] SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction
Zhang, K
Bhattacharya, U
Chen, ZP
Hamzaoglu, F
Murray, D
Vallepalli, N
Wang, Y
Zheng, B
Bohr, M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) : 895 - 901
[2] Power Reduction in Domino Logic using clock gating in 16nm CMOS Technology
Singhal, Smita
Mehra, Anu
Tripathi, Upendra
2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 274 - 277
[3] A Wide-Range On-Chip Leakage Sensor Using a Current-Frequency Converting Technique in 65-nm Technology Node
Kang, Yesung
Choi, Jaehyouk
Kim, Youngmin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 846 - 850
[4] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
Altolaguirre, Federico A.
Ker, Ming-Dou
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[5] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
Altolaguirre, Federico A.
Ker, Ming-Dou
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[6] MOSFET current drive optimization using silicon nitride capping layer for 65-nm technology node
Pidin, S
Mori, T
Nakamura, R
Saiki, T
Tanabe, R
Satoh, S
Kase, M
Hashimoto, K
Sugii, T
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 54 - 55
[7] A 10-Gb/s Power and Area Efficient Clock and Data Recovery Circuit in 65-nm CMOS Technology
Rhim, Jinsoo
Choi, Kwang-Chun
Choi, Woo-Young
2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 104 - 107
[8] Low-Leakage Power-Rail ESD Clamp Circuit With Gated Current Mirror in a 65-nm CMOS Technology
Aliolaguirre, Federico A.
Keri, Ming-Dou
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2638 - 2641
[9] Transistor optimization for leakage power management in a 65nm CMOS technology for wireless and mobile applications
Zhao, S
Chatterjee, A
Tang, S
Yoon, J
Crank, S
Bu, H
Houston, T
Sadra, K
Jain, A
Wang, Y
Redwine, D
Chen, Y
Siddiqui, S
Zhang, G
Laaksonen, T
Hall, C
Chang, S
Olsen, L
Riley, T
Meek, C
Hossain, I
Rosal, J
Tsao, A
Wu, J
Scott, D
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 14 - 15
[10] Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology
Wang, Chang-Tzu
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (06) : 1460 - 1465

← 1 2 3 →