Performance Evaluation of Pass-Transistor-Based Circuits using Monolayer and Bilayer 2-D Transition Metal Dichalcogenide (TMD) MOSFETs for 5.9nm Node

被引:0
作者
Yu, Chang-Hung [1 ]
Zheng, Jun-Teng
Su, Pin
Chuang, Ching-Te
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
来源
2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA) | 2017年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We comprehensively evaluate and benchmark the performance of pass-transistor logic (PTL) circuits using monolayer and bilayer transition metal dichalcogenide (TMD) devices based on ITRS 2028 node. Our study indicates that the higher V-T of bilayer TMD devices significantly degrades the performance of single pass-transistor based circuits compared with the monolayer counterparts despite the higher mobility of bilayer TMD devices. The effect can be mitigated by using full transmission gate or providing a complementary path.
引用
收藏
页数:2
相关论文
共 13 条
  • [1] Aguirre-Hernandez M., 2011, TVLSI, P718
  • [2] [Anonymous], IEDM
  • [3] [Anonymous], G201206SP2
  • [4] Cao W., 2014, IEDM, P729
  • [5] SOI for digital CMOS VLSI: Design considerations and advances
    Chuang, CT
    Lu, PF
    Anderson, CJ
    [J]. PROCEEDINGS OF THE IEEE, 1998, 86 (04) : 689 - 720
  • [6] Band offsets and heterostructures of two-dimensional semiconductors
    Kang, Jun
    Tongay, Sefaattin
    Zhou, Jian
    Li, Jingbo
    Wu, Junqiao
    [J]. APPLIED PHYSICS LETTERS, 2013, 102 (01)
  • [7] Lewis D., 2012, IEDM, P565
  • [8] Liu L., 2011, TED, P3042
  • [9] High-Performance Few-Layer-MoS2 Field-Effect-Transistor with Record Low Contact-Resistance
    Liu, Wei
    Kang, Jiahao
    Cao, Wei
    Sarkar, Deblina
    Khatami, Yasin
    Jena, Debdeep
    Banerjee, Kaustav
    [J]. 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [10] Mishra V., 2013, IEDM, DOI DOI 10.1109/IEDM.2013.6724569