HIGH-SPEED IMPLEMENTATION OF SM2 BASED ON FAST MODULUS INVERSE ALGORITHM

被引:0
|
作者
Li, Wei [1 ]
Liu, Juhua [1 ]
Bai, Guoqiang [2 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing, Peoples R China
[2] Tsinghua Univ, Natl Lab Informat Sci & Technol, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
SM2; ECC; radix-8; inverse; high speed; hardware implementation;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we explore the fast modulus inverse algorithm and its implementation. For the first time, we proposed a radix-8 modulus algorithm to speed up the point multiplication in SM2 public key cryptographic algorithm, which is established as the ECC standard of China for commercial applications released by the State Cryptographic Administration of China in December 2010. The critical path delay of our hardware implementation of SM2 is the delay of a one-cycle 256-bit multiplier, which is difficult to get a further reduction. The possibility of further optimization is reducing the number of cycles needed by the binary modulus inverse without changing the critical path delay when converting the Jacob coordinates back to affine coordinates. The radix-8 binary inverse algorithm can reduce the number of cycles significantly by 33.2% on average compared with the radix-4 binary inverse algorithm, which needs 256 cycles at most to complete the conversion.
引用
收藏
页数:3
相关论文
共 50 条
  • [41] The Design and Implementation of High-Speed Codec Based on FPGA
    Ren, Weiji
    Liu, Hao
    2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2018, : 427 - 432
  • [42] A High-Speed QUIC Implementation
    Tyunyayev, Nikita
    Piraux, Maxime
    Bonaventure, Olivier
    Barbette, Tom
    PROCEEDINGS OF THE INTERNATIONAL CONEXT STUDENT WORKSHOP 2022, CONEXT-SW 2022, 2022, : 20 - 22
  • [43] Ultra High-Performance ASIC Implementation of SM2 with Power-Analysis Resistance
    Zhang, Dan
    Bai, Guoqiang
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 523 - 526
  • [44] High-speed parallel implementation of a modified PBR algorithm on DSP-Based EH topology
    Rajan, K
    Patnaik, LM
    Ramakrishna, J
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1997, 44 (04) : 1658 - 1672
  • [45] High-speed parallel implementation of a modified PBR algorithm on DSP-based EH topology
    Dep of Physics, Bangalore, India
    IEEE Transactions on Nuclear Science, 1997, 44 (4 pt 2): : 1658 - 1672
  • [46] High-speed inverse square roots
    Schulte, MJ
    Wires, KE
    14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 124 - 131
  • [47] Inverse optimization in high-speed networks
    Faragó, A
    Szentesi, A
    Szviatovszki, B
    DISCRETE APPLIED MATHEMATICS, 2003, 129 (01) : 83 - 98
  • [48] Design and Implementation of High-Speed Input-Queued Switches Based on a Fair Scheduling Algorithm
    Hu, Qingsheng
    Zhao, Hua-An
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 279 - 287
  • [49] Implementation of the High-Speed Feature Extraction Algorithm Based on Energy Efficient Threshold Value Selection
    Lee, Juseong
    An, Ho-Myoung
    Kim, Jooyeon
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2020, 21 (02) : 150 - 156
  • [50] Implementation of the High-Speed Feature Extraction Algorithm Based on Energy Efficient Threshold Value Selection
    Juseong Lee
    Ho-Myoung An
    Jooyeon Kim
    Transactions on Electrical and Electronic Materials, 2020, 21 : 150 - 156