共 50 条
- [41] The Design and Implementation of High-Speed Codec Based on FPGA 2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2018, : 427 - 432
- [42] A High-Speed QUIC Implementation PROCEEDINGS OF THE INTERNATIONAL CONEXT STUDENT WORKSHOP 2022, CONEXT-SW 2022, 2022, : 20 - 22
- [43] Ultra High-Performance ASIC Implementation of SM2 with Power-Analysis Resistance PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 523 - 526
- [45] High-speed parallel implementation of a modified PBR algorithm on DSP-based EH topology IEEE Transactions on Nuclear Science, 1997, 44 (4 pt 2): : 1658 - 1672
- [46] High-speed inverse square roots 14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 124 - 131
- [48] Design and Implementation of High-Speed Input-Queued Switches Based on a Fair Scheduling Algorithm IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 279 - 287
- [50] Implementation of the High-Speed Feature Extraction Algorithm Based on Energy Efficient Threshold Value Selection Transactions on Electrical and Electronic Materials, 2020, 21 : 150 - 156