HIGH-SPEED IMPLEMENTATION OF SM2 BASED ON FAST MODULUS INVERSE ALGORITHM

被引:0
|
作者
Li, Wei [1 ]
Liu, Juhua [1 ]
Bai, Guoqiang [2 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing, Peoples R China
[2] Tsinghua Univ, Natl Lab Informat Sci & Technol, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
SM2; ECC; radix-8; inverse; high speed; hardware implementation;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we explore the fast modulus inverse algorithm and its implementation. For the first time, we proposed a radix-8 modulus algorithm to speed up the point multiplication in SM2 public key cryptographic algorithm, which is established as the ECC standard of China for commercial applications released by the State Cryptographic Administration of China in December 2010. The critical path delay of our hardware implementation of SM2 is the delay of a one-cycle 256-bit multiplier, which is difficult to get a further reduction. The possibility of further optimization is reducing the number of cycles needed by the binary modulus inverse without changing the critical path delay when converting the Jacob coordinates back to affine coordinates. The radix-8 binary inverse algorithm can reduce the number of cycles significantly by 33.2% on average compared with the radix-4 binary inverse algorithm, which needs 256 cycles at most to complete the conversion.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Ultra High-Speed SM2 ASIC Implementation
    Zhao, Zhenwei
    Bai, Guoqiang
    2014 IEEE 13TH INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM), 2014, : 182 - 188
  • [2] High-Performance Implementation of SM2 Based on FPGA
    Zhang, Dan
    Bai, Guoqiang
    PROCEEDINGS OF 2016 8TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2016), 2016, : 718 - 722
  • [3] Optimized Implementation of the SM2 Algorithm on the GmSSL Cryptographic Library
    Qiao, Han
    Wang, An
    Wang, Bo
    Su, Chang-Shan
    Li, Gen
    Tang, Yu-Xing
    Zhu, Lie-Huang
    Jisuanji Xuebao/Chinese Journal of Computers, 2025, 48 (02): : 463 - 476
  • [4] Performance Comparison of Finite Field Multipliers for SM2 Algorithm based on FPGA Implementation
    Chinbat, Munkhbaatar
    Wu, Liji
    Batsukh, Altantsooj
    Khuchit, Uyangaa
    Zhang, Xiangmin
    Mongolyn, Bayarpurev
    Xu, Ke
    Yang, Wei
    2020 IEEE 14TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2020, : 69 - 72
  • [5] Performance Comparison of Finite Field Adders for SM2 Algorithm Based on FPGA Implementation
    Batsukh, Altantsooj
    Wu, Liji
    Zhang, Xiangmin
    Chinbat, Munkhbaatar
    Narantungalag, Tsetsbold
    Mongolyn, Bayarpurev
    Xu, Ke
    Yang, Wei
    2020 IEEE 14TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2020, : 77 - 80
  • [6] Design and Implementation of High-Speed Dual-Modulus
    Song, Jianjun
    Sun, Liu
    Zhang, Heming
    Hu, Huiyong
    EMERGING SYSTEMS FOR MATERIALS, MECHANICS AND MANUFACTURING, 2012, 109 : 271 - 275
  • [7] Fast implementation of scaled inverse Fourier transform for high-speed radar target detection
    Niu, Zhiyong
    Zheng, Jibin
    Su, Tao
    Zhang, Jiancheng
    ELECTRONICS LETTERS, 2017, 53 (16) : 1142 - 1143
  • [8] EXPLORING THE SPEED LIMIT OF SM2
    Zhao, Zhenwei
    Bai, Guoqiang
    2014 IEEE 3RD INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND INTELLIGENCE SYSTEMS (CCIS), 2014, : 456 - 460
  • [9] High-speed color sorting algorithm based on FPGA implementation
    Chen, Paining
    Gao, Mingyu
    Huang, Jiye
    Yang, Yuxiang
    Zeng, Yu
    2018 IEEE 27TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2018, : 235 - 239
  • [10] High-speed image feature detection using FPGA implementation of fast algorithm
    Kraft, Marek
    Schmidt, Adam
    Kasinski, Andrzej
    VISAPP 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON COMPUTER VISION THEORY AND APPLICATIONS, VOL 1, 2008, : 174 - 179