Benefits of Selective Packet Discard in Networks-on-Chip

被引:2
作者
Lankes, Andreas [1 ]
Wild, Thomas [1 ]
Wallentowitz, Stefan [1 ]
Herkersdorf, Andreas [1 ]
机构
[1] Tech Univ Muenchen, Inst Integrated Syst, Munich, Germany
关键词
Design; Performance; Reliability; Network-on-chip; message dependent deadlocks; lossy; selective discard; retransmission; reliable communication; deadlock avoidance; strict ordering; ARCHITECTURE; DEADLOCK;
D O I
10.1145/2207222.2207228
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Today, Network on Chip concepts principally assume inherent lossless operation. Considering that future nanometer CMOS technologies will witness increased sensitivity to all forms of manufacturing and environmental variations (e. g., IR drop, soft errors due to radiation, transient temperature induced timing problems, device aging), efforts to cope with data corruption or packet loss will be unavoidable. Possible counter measures against packet loss are the extension of flits with ECC or the introduction of error detection with retransmission. We propose to make use of the perceived deficiency of packet loss as a feature. By selectively discarding stuck packets in the NoC, a proven practice in computer networks, all types of deadlocks can be resolved. This is especially advantageous for solving the problem of message-dependent deadlocks, which otherwise leads to high costs either in terms of throughput or chip area. Strict ordering, the most popular approach to this problem, results in a significant buffer overhead and a more complex router architecture. In addition, we will show that eliminating local network congestions by selectively discarding individual packets also can improve the effective throughput of the network. The end-to-end retransmission mechanism required for the reliable communication, then also provides lossless communication for the cores.
引用
收藏
页数:21
相关论文
共 33 条
  • [1] Networks on chips: A new SoC paradigm
    Benini, L
    De Micheli, G
    [J]. COMPUTER, 2002, 35 (01) : 70 - +
  • [2] A survey of research and practices of network-on-chip
    Bjerregaard, Tobias
    Mahadevan, Shankar
    [J]. ACM COMPUTING SURVEYS, 2006, 38 (01) : 1 - 51
  • [3] Designing reliable systems from unreliable components: The challenges of transistor variability and degradation
    Borkar, S
    [J]. IEEE MICRO, 2005, 25 (06) : 10 - 16
  • [4] Borkar S, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P2, DOI 10.1109/VDAT.2010.5496640
  • [5] Dally W., 2003, Principles and Practices of Interconnection Networks
  • [6] DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
  • [7] DURAND Y., 2005, DESIGN REUSE
  • [8] Fallin C., 2011, P 17 IEEE INT S HIGH
  • [9] Random Early Detection Gateways for Congestion Avoidance
    Floyd, Sally
    Jacobson, Van
    [J]. IEEE-ACM TRANSACTIONS ON NETWORKING, 1993, 1 (04) : 397 - 413
  • [10] Crosstalk- and SEU-aware networks on chips
    Frantz, Arthur Pereira
    Cassel, Maico
    Kastensmidt, Fernanda Lima
    Cota, Erika
    Carro, Luigi
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (04): : 340 - 350