Modeling TPU Thermal Maps Under Superlattice Thermoelectric Cooling

被引:6
作者
Buecher, Tim [1 ]
Amrouch, Hussam [1 ]
机构
[1] Univ Stuttgart, Chair Semicond Test & Reliabil STAR, D-70569 Stuttgart, Germany
关键词
Cooling; Superlattices; Heating systems; Finite element analysis; Atmospheric modeling; Artificial neural networks; Convection; Neural processing unit (NPU); tensor processing unit (TPU); thermal analysis; thermoelectric; TEC; multi-physics simulations; neural networks;
D O I
10.1109/ACCESS.2022.3152195
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The recent renaissance in machine learning is requesting computing power at an ever-increasing rate. In order to meet this demand, tensor processing units (TPU) are becoming popular because they hold the promise to be more efficient in terms of power usage as well as throughput compared to GPUs. This is achieved by integrating a huge number of matrix-multiply units (MMU) to perform a massive amount of parallel multiply-accumulate operations. However, this causes excessive localized hot-spots. Elevated on-chip temperatures jeopardize reliability and significantly reduce the lifetime of semiconductor devices by accelerating aging defects. Therefore, it is vital to obtain accurate thermal maps of the TPU die at the design time to ensure reliability requirements during the run-time. Due to the high power density, traditional forced air convection cooling is often insufficient. Hence, liquid cooling may seem promising, but it requires substantial maintenance effort. To overcome this challenge, novel cooling concepts need to be explored. Recent advances in thermoelectric coolers (TEC), more specifically ultra thin-film superlattice thermoelectric (TE) devices, have opened new doors to combat this obstacle. To this end, finite-element (FEM) simulations enable designers to find tradeoffs between temperature and cooling cost. However, such multi-physics simulations are extremely time-consuming, which prevents designers from exploring the available design-space. In this work, we demonstrate a neural network (NN) model that captures the effects of a superlattice TEC device mounted on top of a TPU die. The additional required cooling cost is also estimated. The commercial multi-physics tool ANSYS is employed in order to obtain high resolution data towards training the NN model. Our NN model allows to speed up the design-space exploration considerably, reducing the time required to generate a single thermal map from, on average, 45 min in ANSYS to merely 70 ms with an average prediction error of 0.26 degrees C. Our model covers a wide range of design parameters, such as convection film coefficient, power density and superlattice TEC cooling intensity. Open Source: https://github.com/ML-CAD/TPU-Thermal-Map-Prediction.git Our framework including the generated thermal image dataset and the trained neural network models are publicly available under the above link.
引用
收藏
页码:21970 / 21978
页数:9
相关论文
共 18 条
[1]   NPU Thermal Management [J].
Amrouch, Hussam ;
Zervakis, Georgios ;
Salamin, Sami ;
Kattan, Hammam ;
Anagnostopoulos, Iraklis ;
Henkel, Joerg .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) :3842-3855
[2]  
[Anonymous], 1998, Military Handbook, Metallic Materials and Elements for Aerospace Vehicle Structures
[3]   Superlattice-based thin-film thermoelectric modules with high cooling fluxes [J].
Bulman, Gary ;
Barletta, Phil ;
Lewis, Jay ;
Baldasaro, Nicholas ;
Manno, Michael ;
Bar-Cohen, Avram ;
Yang, Bao .
NATURE COMMUNICATIONS, 2016, 7
[4]  
Calkins H, 2017, J ARRYTHM, V33, P369, DOI 10.1016/j.joa.2017.08.001
[5]  
Cameron J, INTEL STOCK LGA 1155
[6]   Prospects of Thin-Film Thermoelectric Devices for Hot-Spot Cooling and On-Chip Energy Harvesting [J].
Choday, Sri Harsha ;
Lundstrom, Mark S. ;
Roy, Kaushik .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (12) :2059-2067
[7]  
Chowdhury I, 2009, NAT NANOTECHNOL, V4, P235, DOI [10.1038/nnano.2008.417, 10.1038/NNANO.2008.417]
[8]  
Goldsmid HJ, 2017, IOP CONCISE PHYS, DOI 10.1088/978-1-6817-4641-8ch1
[9]  
Google, An in-depth look at Google's first tensor processing unit (TPU)
[10]   MULTILAYER FEEDFORWARD NETWORKS ARE UNIVERSAL APPROXIMATORS [J].
HORNIK, K ;
STINCHCOMBE, M ;
WHITE, H .
NEURAL NETWORKS, 1989, 2 (05) :359-366