Unified SVPWM Algorithm and Optimization for Single-Phase Three-Level NPC Converters

被引:30
作者
Wang, Shunliang [1 ]
Ma, Junpeng [1 ]
Liu, Bi [2 ]
Jiao, Ning [1 ]
Liu, Tianqi [1 ]
Wang, Yanbo [3 ]
机构
[1] Sichuan Univ, Coll Elect Engn, Chengdu 610065, Peoples R China
[2] Southwest Jiaotong Univ, Sch Elect Engn, Chengdu 610031, Peoples R China
[3] Aalborg Univ, Dept Energy Technol, DK-9220 Aalborg, Denmark
基金
中国国家自然科学基金;
关键词
High-order harmonics; single-phase; space vector pulsewidth modulation (SVPWM); three-level neutral-point clamped (NPC) converters; NEUTRAL-POINT; STRATEGY;
D O I
10.1109/TPEL.2019.2960208
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The high-order harmonics caused by the modulation strategy can deteriorate power quality. The harmonic characteristics of the carrier-based pulsewidth modulation are relatively fixed and difficult to optimize, while space vector pulsewidth modulation (SVPWM) has more flexibility. The unified SVPWM design method for single-phase three-level neutral-point clamped (NPC) converters is fully presented in this article. Based on the proposed unified SVPWM method, two existing traditional vector sequences are designed first, and then several advanced multisegment SVPWM algorithms are proposed. According to the particularity of the three-level NPC topology, two hybrid SVPWM algorithms are proposed to optimize harmonic performance. Moreover, the high-order harmonic characteristics and the number of switching actions are analyzed in detail for all SVPWM algorithm modes. In addition, these SVPWM algorithms are associated and unified by introducing weight coefficients of the redundant vectors. Simulation and experimental results verify the feasibility and effectiveness of the proposed SVPWM algorithms, which show that the proposed methods can optimize high-order harmonic distribution and reduce the line current harmonics.
引用
收藏
页码:7702 / 7712
页数:11
相关论文
共 27 条
  • [1] [Anonymous], 2009, PAC RIM C LAS EL OPT, DOI DOI 10.1109/CLEOPR.2009.5292705
  • [2] Attique Q. M., 2017, CPSS Trans. Power Electron. Appl., V2, P226
  • [3] Reduction of Torque Ripple in Induction Motor Drives Using an Advanced Hybrid PWM Technique
    Basu, Kaushik
    Prasad, J. S. Siva
    Narayanan, G.
    Krishnamurthy, Harish K.
    Ayyanar, Rajapandian
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (06) : 2085 - 2091
  • [4] An Optimized Hybrid SVPWM Strategy Based on Multiple Division of Active Vector Time (MDAVT)
    Biswas, Jayanta
    Nair, Meenu D.
    Gopinath, Vivek
    Barai, Mukti
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (06) : 4607 - 4618
  • [5] Analysis of the Filters Installed in the Interconnection Points Between Different Railway Supply Systems
    Brenna, Morris
    Foiadelli, Federica
    [J]. IEEE TRANSACTIONS ON SMART GRID, 2012, 3 (01) : 551 - 558
  • [6] A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters
    Celanovic, N
    Boroyevich, D
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (02) : 242 - 249
  • [7] Modeling characteristics of harmonic currents generated by high-speed railway traction drive converters
    Chang, GW
    Lin, HW
    Chen, SK
    [J]. IEEE TRANSACTIONS ON POWER DELIVERY, 2004, 19 (02) : 766 - 773
  • [8] A Comprehensive Study on Equivalent Modulation Waveforms of the SVM Sequence for Three-Level Inverters
    Chen, Juan
    He, Yingjie
    Ul Hasan, Saad
    Liu, Jinjun
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (12) : 7149 - 7158
  • [9] Novel Switching Sequences for a Space-Vector-Modulated Three-Level Inverter
    Das, Soumitra
    Narayanan, G.
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (03) : 1477 - 1487
  • [10] Investigation and Active Damping of Multiple Resonances in a Parallel-Inverter-Based Microgrid
    He, Jinwei
    Li, Yun Wei
    Bosnjak, Dubravko
    Harris, Brent
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (01) : 234 - 246