IMPLEMENTATION OF FIR FILTER & MAC UNIT BY USING NEURAL NETWORKS IN FPGA

被引:0
|
作者
Chauhan, Aditya [1 ]
KumarP, Sathish [1 ]
机构
[1] Amrita Vishwa Vidyapeetham, Amrita Sch Engn, Dept Elect & Commun Engn, Bengaluru, India
关键词
Digital Signal Processing (DSP); FIR filter; Matlab simulink; Xilinx system generator; vivado HLS;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
FIR stands for Finite Impulse Response which act as signal conditioners for digital signal processor. It takes an input signal, limits the frequencies to a desired frequency range and giving the output as the subtraction of the original signal to the desired limited frequencies. The FIR filters play a vital role in wide range of DSP applications like speech processing, data compression, signal processing, image processing etc. where the noise cancellation and redundant sound cancellation is required for achieving a desired signal. So we design a FIR filter which gives better performance with less power consumption considering the resources. Implementing the design of FIR filter using (Multiplier and Accumulation Control Unit) MAC where MAC unit gives the fundamental concept of the neural networks. The proposed design gives a improved performance while in comparison with the conventional FIR filter. FIR filter is synthesized and implemented in Xilinx FPGA environment using Xilinx ISE platform evaluating the performance in terms of LUT's, FF's & power. Therefore concluding with the lower power consumption of the proposed FIR filter than conventional FIR filter.
引用
收藏
页码:2496 / 2501
页数:6
相关论文
共 50 条
  • [1] Design of FIR Filter Using Reconfigurable MAC Unit
    Deepika
    Goel, Nidhi
    2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 312 - 315
  • [2] FIR Filter Implementation on FPGA Using MCM Design Technique
    Trimale, Manish B.
    Chilveri, Purushottam G.
    2017 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS, AND COMMUNICATIONS (CCUBE), 2017, : 213 - 217
  • [3] A Low Area FIR Filter For FPGA Implementation
    Damian, Catalin
    Lunca, Eduard
    2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2011, : 521 - 524
  • [4] FPGA Implementation of FIR Filter Using RADIX-2r
    Thingom, Imopishak
    Khundrakpam, Pinky
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 1524 - 1528
  • [5] Design and implementation of bit-serial FIR filter using FPGA
    Dawoud, DS
    Zibani, I
    CCCT 2003, VOL 5, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: II, 2003, : 175 - 180
  • [6] Low Latency Prefix Accumulation Driven Compound MAC Unit for Efficient FIR Filter Implementation
    Hemantha, G. Reddy
    Varadarajan, S.
    Giriprasad, M. N.
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2020, 79 (02): : 135 - 138
  • [7] Implementation of a Frequency FIR Filter as 2D-FIR Filter Based on FPGA
    Fakharian, Ahmad
    Badr, Saeed
    Abdi, Mohsen
    2015 AI & ROBOTICS (IRANOPEN), 2015,
  • [8] Design and implementation of FIR digital filter based on FPGA
    Song Zhuo-da
    Wang Zhi-qian
    Li Jian-rong
    Shen Cheng-wu
    Liu Shao-jin
    CHINESE JOURNAL OF LIQUID CRYSTALS AND DISPLAYS, 2020, 35 (10) : 1073 - 1078
  • [9] FPGA Implementation of Matrix Decomposition Based FIR Filter
    Wang, Hao
    Yan, Jianyang
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 374 - 377
  • [10] Design and implementation of efficient FIR filter based on FPGA
    Jiang, Li-Ping
    Tan, Xue-Qin
    Wang, Jian-Xin
    Nanjing Li Gong Daxue Xuebao/Journal of Nanjing University of Science and Technology, 2007, 31 (01): : 125 - 128