共 50 条
- [1] Design of FIR Filter Using Reconfigurable MAC Unit 2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 312 - 315
- [2] FIR Filter Implementation on FPGA Using MCM Design Technique 2017 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS, AND COMMUNICATIONS (CCUBE), 2017, : 213 - 217
- [3] A Low Area FIR Filter For FPGA Implementation 2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2011, : 521 - 524
- [4] FPGA Implementation of FIR Filter Using RADIX-2r PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 1524 - 1528
- [5] Design and implementation of bit-serial FIR filter using FPGA CCCT 2003, VOL 5, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: II, 2003, : 175 - 180
- [6] Low Latency Prefix Accumulation Driven Compound MAC Unit for Efficient FIR Filter Implementation JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2020, 79 (02): : 135 - 138
- [7] Implementation of a Frequency FIR Filter as 2D-FIR Filter Based on FPGA 2015 AI & ROBOTICS (IRANOPEN), 2015,
- [9] FPGA Implementation of Matrix Decomposition Based FIR Filter 2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 374 - 377
- [10] Design and implementation of efficient FIR filter based on FPGA Nanjing Li Gong Daxue Xuebao/Journal of Nanjing University of Science and Technology, 2007, 31 (01): : 125 - 128