A new approach for design and investigation of junction-less tunnel FET using electrically doped mechanism

被引:27
作者
Nigam, Kaushal [1 ]
Kondekar, Pravin [1 ]
Sharma, Dheeraj [1 ]
Raad, Bhagwan Ram [1 ]
机构
[1] PDPM Indian Inst Informat Technol, Elect & Commun Engn Discipline, Nanoscale Device Circuit & Syst Design Lab, Jabalpur 482005, India
关键词
Electrically doped; Band-to-band tunneling; Polarity gate; Control gate; PRECISE ANALYTICAL-MODEL; GATE; PERFORMANCE; IMPACT;
D O I
10.1016/j.spmi.2016.07.016
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
For the first time, a distinctive approach based on electrically doped concept is used for the formation of novel double gate tunnel field effect transistor (TFET). For this, the initially heavily doped n(+) substrate is converted into n(+)-i-n(+)-i (Drain-Channel-Source) by the selection of appropriate work functions of control gate (CG) and polarity gate (PG) as 4.7 eV. Further, the formation of p(+) region for source is performed by applying 1.2 V at PG. Hence, the structure behave like a n(+)-i-n(+)-p+ gated TFET, whereas, the control gate is used to modulate the effective tunneling barrier width. The physical realization of delta doped n(+) layer near to source region is a challenging task for improving the device performance in terms of ON current and subthreshold slope. So, the proposed work will provide a better platform for fabrication of n(+)-i-n(+)-p(+) TFET with low cost and suppressed random dopant fluctuation (RDF) effects. ATLAS TCAD device simulator is used to carry out the simulation work. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1 / 7
页数:7
相关论文
共 22 条
[1]   Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain [J].
Abdi, Dawit B. ;
Kumar, M. Jagadesh .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06) :187-190
[2]   Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping [J].
Ahish, Shylendra ;
Sharma, Dheeraj ;
Kumar, Yernad Balachandra Nithin ;
Vasantha, Moodabettu Harishchandra .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) :288-295
[3]  
[Anonymous], 2014, ATLAS DEV SIM SOFTW
[4]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[5]   Random dopant fluctuation in limited-width FinFET technologies [J].
Chiang, Meng-Hsueh ;
Lin, Jeng-Nan ;
Kim, Keunwoo ;
Chuang, Ching-Te .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (08) :2055-2060
[6]   Hetero-Gate-Dielectric Tunneling Field-Effect Transistors [J].
Choi, Woo Young ;
Lee, Woojun .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) :2317-2319
[7]  
Colinge JP, 2008, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71752-4_1
[8]   Impact of a Pocket Doping on the Device Performance of a Schottky Tunneling Field-Effect Transistor [J].
Guin, Shilpi ;
Chattopadhyay, Avik ;
Karmakar, Anupam ;
Mallik, Abhijit .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) :2515-2522
[9]   An analysis on the ambipolar current in Si double-gate tunnel FETs [J].
Hraziia ;
Vladimirescu, Andrei ;
Amara, Amara ;
Anghel, Costin .
SOLID-STATE ELECTRONICS, 2012, 70 :67-72
[10]   A Core Compact Model for Multiple-Gate Junctionless FETs [J].
Hur, Jae ;
Moon, Dong-Il ;
Choi, Ji-Min ;
Seol, Myeong-Lok ;
Jeong, Ui-Sik ;
Jeon, Chang-Hoon ;
Choi, Yang-Kyu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (07) :2285-2291