Common-Mode Current Suppression of Transformerless Nested Five-Level Converter With Zero Common-Mode Vectors

被引:33
作者
Li, Wuhua [1 ]
Wang, Yuxiang [1 ]
Hu, Jiawei [1 ]
Yang, Huan [1 ]
Li, Chushan [1 ,2 ]
He, Xiangning [1 ]
机构
[1] Zhejiang Univ, Coll Elect Engn, Hangzhou 310027, Zhejiang, Peoples R China
[2] Zhejiang Univ Univ Illinois Urbana Champaign Inst, Hangzhou 310027, Zhejiang, Peoples R China
关键词
Common-mode current suppression; transformerless; nested multilevel converter; zero common-mode vectors; INVERTER TOPOLOGY; FLYING-CAPACITOR; MULTILEVEL;
D O I
10.1109/TPEL.2018.2865761
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three-phase transformerless multilevel converters are widely used in the high-voltage photovoltaic power generation systems because of their low total harmonic distortion, high power density, and high conversion efficiency. One three-level flying capacitor converter and dual T-type three-level circuits can be combined to derive the compact and cost-effective nested five-level converter. However, due to the lack of an isolation transformer, the common-mode current is generated to degrade the converter performance. First, the common-mode equivalent circuit model of the nested five-level converter is initially derived to further explore its common-mode current generation mechanism. Then, the zero common-mode space vector modulation (ZCM-SVM) is proposed to reduce the common-mode current, which chooses the specific zero common-mode voltage space vectors to synthesize the reference vector. Then, an advanced coordinate transformation is introduced to realize the flexible sector selection and reduce the complexity of the vector action time calculation. The proposed modulation achieves the common-mode current suppression with high dc bus voltage utilization. Finally, the effectiveness of the proposed ZCM-SVM strategy is verified by simulation and experimental results.
引用
收藏
页码:4249 / 4258
页数:10
相关论文
共 30 条
[11]   Eliminating Ground Current in a Transformerless Photovoltaic Application [J].
Lopez, Oscar ;
Freijedo, Francisco D. ;
Yepes, Alejandro G. ;
Fernandez-Comesana, Pablo ;
Malvar, Jano ;
Teodorescu, Remus ;
Doval-Gandoy, Jesus .
IEEE TRANSACTIONS ON ENERGY CONVERSION, 2010, 25 (01) :140-147
[12]  
Luo HZ, 2013, 2013 IEEE ECCE ASIA DOWNUNDER (ECCE ASIA), P190, DOI 10.1109/ECCE-Asia.2013.6579095
[13]   A Survey on Cascaded Multilevel Inverters [J].
Malinowski, Mariusz ;
Gopakumar, K. ;
Rodriguez, Jose ;
Perez, Marcelo A. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (07) :2197-2206
[14]   Diode-clamped multilevel converters: A practicable way to balance DC-link voltages [J].
Marchesoni, M ;
Tenca, P .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (04) :752-765
[15]   Multicarrier PWM strategies for multilevel inverters [J].
McGrath, BP ;
Holmes, DG .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (04) :858-867
[16]   Multicell converters: Derived topologies [J].
Meynard, TA ;
Foch, H ;
Forest, F ;
Turpin, C ;
Richardeau, F ;
Delmas, L ;
Gateau, G ;
Lefeuvre, E .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (05) :978-987
[17]   Phase-shifted carrier PWM technique for general Cascaded inverters [J].
Naderi, Roozbeh ;
Rahmati, Abdolreza .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (03) :1257-1269
[18]   A New Nested Neutral Point-Clamped (NNPC) Converter for Medium-Voltage (MV) Power Conversion [J].
Narimani, Mehdi ;
Wu, Bin ;
Cheng, Zhongyuan ;
Zargari, Navid Reza .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) :6375-6382
[19]   An active circuit for cancellation of common-mode voltage generated by a PWM inverter [J].
Ogasawara, S ;
Ayano, H ;
Akagi, H .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1998, 13 (05) :835-841
[20]   Analysis of THD and output voltage performance for cascaded multilevel inverter using carrier pulse width modulation techniques [J].
Palanivel, P. ;
Dash, S. S. .
IET POWER ELECTRONICS, 2011, 4 (08) :951-958